

# 单片机集成方案全方位解决服务商 优质智能电子产品"芯"方案解决商

# Microchip

W.ENROO.COM PIC16F7X产品用户参考手册

深圳市英锐恩科技有限公司 ENROO-TECH (SHENZHEN) CO.,LTD

中国·深圳市福田区福华路嘉汇新城汇商中心27楼2701

Enroo-Tech Technologies CO., Limited

香港新界荃灣青山道388號中國染廠大廈7樓P室

联系电话: 86-755-82543411,83167411,8328391

联系传真: 86-755-82543511 全国热线: 4007-888-234 联系邮件: enroo@enroo.com

公司网站: http://www.enroo.com enroo-tech.com

英锐恩为 MICROCHIP 授权 PARTORR; 代理销售全系列 MICROCHIP 单片机及模拟器件、接口 电路。我们时刻为您提供技术支持,提供开发应用协助;提供成熟方案;提供免费样品;提供详细资料。





# PIC16F7X

# 28/40-Pin 8-Bit CMOS FLASH Microcontrollers

### **Devices Included in this Data Sheet:**

PIC16F73PIC16F76PIC16F77PIC16F77

## **High Performance RISC CPU:**

- · High performance RISC CPU
- Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two-cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- Up to 8K x 14 words of FLASH Program Memory, Up to 368 x 8 bytes of Data Memory (RAM)
- Pinout compatible to the PIC16C73B/74B/76/77
- Pinout compatible to the PIC16F873/874/876/877
- Interrupt capability (up to 12 sources)
- · Eight level deep hardware stack
- · Direct, Indirect and Relative Addressing modes
- · Processor read access to program memory

### **Special Microcontroller Features**

- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its whon-chip RC oscillator for reliable operation.
- Programmable code profestion
- Power saving SLEET mode
- Selectable oscillator obtions
- In-Circuit Seria Regramming™ (ICSP™) via two pins

### **Peripheral Features:**

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during SLEEP ia external crystal/clock
- Timer2: 8-bit timer/counter with 8 bit period register, prescaler and post caler
- Two Capture, Compar NM modules
  - Capture is 16-bit m. x. resolution is 12.5 ns
  - Compare is 1 it max. resolution is 200 ns
  - PWM max a solution is 10-bit
- 8-bit, up t 5-channel Analog-to-Digital converter
- Synchit neus Serial Port (SSP) with SPI™ (Master mod ) and I<sup>2</sup>C™ (Slave)
- Undersal Synchronous Asynchronous Receiver Transmitter (USART/SCI)
- Parallel Slave Port (PSP), 8-bits wide with external RD, WR and CS controls (40/44-pin only)
- Brown-out detection circuitry for Brown-out Reset (BOR)


## **CMOS Technology:**


- · Low power, high speed CMOS FLASH technology
- · Fully static design
- Wide operating voltage range: 2.0V to 5.5V
- High Sink/Source Current: 25 mA
- Industrial temperature range
- Low power consumption:
  - < 2 mA typical @ 5V, 4 MHz
  - 20 μA typical @ 3V, 32 kHz
  - < 1 μA typical standby current

Device	Program Memory (# Single Word Instructions)	Data SRAM (Bytes)	1/0	Interrupts	8-bit A/D (ch)	CCP (PWM)	SS	iP		Timers 8/16-bit
							SPI (Master)	I <sup>2</sup> C (Slave)	USART	
PIC16F73	4096	192	22	11	5	2	Yes	Yes	Yes	2/1
PIC16F74	4096	192	33	12	8	2	Yes	Yes	Yes	2/1
PIC16F76	8192	368	22	11	5	2	Yes	Yes	Yes	2/1
PIC16F77	8192	368	33	12	8	2	Yes	Yes	Yes	2/1

# PIC16F7X

## **Pin Diagrams**





#### **Table of Contents**

1.0	Device Overview	5
2.0	Memory Organization	. 13
3.0	Reading Program Memory	
4.0	I/O Ports	
5.0	Timer0 Module	. 43
6.0	Timer1 Module	. 47
7.0	Timer2 Module	
8.0	Capture/Compare/PWM Modules	. 53
9.0	Synchronous Serial Port (SSP) Module	. 59
10.0	Universal Synchronous Asynchronous Receiver Transmitter (USART)	. 69
11.0	Analog-to-Digital Converter (A/D) Module	
12.0	Special Features of the CPU	
13.0	Instruction Set Summary	105
14.0	Development Support	113
15.0	Electrical Characteristics	119
16.0		141
17.0	Packaging Information	151
Appeı	ndix A: Revision History	161
Appei	ndix B: Device Differences	161
Appeı	ndix B: Device Differences	162
muex		103
On-Li	ne Supporter Response	169
Read	er Response	170
PIC16	F7X Product Identification System	171

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of his data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### **Errata**

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if a rerrata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

#### 1.0 **DEVICE OVERVIEW**

This document contains device specific information about the following devices:

- PIC16F73
- PIC16F74
- PIC16F76
- PIC16F77

PIC16F73/76 devices are available only in 28-pin packages, while PIC16F74/77 devices are available in 40-pin and 44-pin packages. All devices in the PIC16F7X family share common architecture, with the following differences:

- The PIC16F73 and PIC16F76 have one-half of the total on-chip memory of the PIC16F74 and PIC16F77
- The 28-pin devices have 3 I/O ports, while the 40/44-pin devices have 5
- The 28-pin devices have 11 interrupts, while the 40/44-pin devices have 12
- The 28-pin devices have 5 A/D input channels, while the 40/44-pin devices have 8
- The Parallel Slave Port is implemented only on the 40/44-pin devices

The available features are summarized in Table 1-1. Block diagrams of the PIC16F73/76 and PIC16F74/77 devices are provided in Figure 1-1 and Figure 1-2, respectively. The pinouts for these device families are listed in Table 1-2 and Table 1-3.

Additional information may be found in the PICmicro™ Mid-Range Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

#### **TABLE 1-1: PIC16F7X DEVICE FEATURES**

40-pin and 44-pin packages. All devi PIC16F7X family share common architectu following differences:	ces in the ure, with the	mended reading t architecture and o	for a better understa operation of the per	anding of the device ipheral modules.						
<ul> <li>The PIC16F73 and PIC16F76 have one- the total on-chip memory of the PIC16F7 PIC16F77</li> </ul>	-half of 74 and		60							
<ul> <li>The 28-pin devices have 3 I/O ports, wh 40/44-pin devices have 5</li> </ul>	ile the		.00							
PIC16F7X family share common architecture, with the following differences:  • The PIC16F73 and PIC16F76 have one-half of the total on-chip memory of the PIC16F74 and PIC16F77  • The 28-pin devices have 3 I/O ports, while the 40/44-pin devices have 5  • The 28-pin devices have 11 interrupts, while the 40/44-pin devices have 12  • The 28-pin devices have 5 A/D input channels, while the 40/44-pin devices have 8  • The Parallel Slave Port is implemented only on the 40/44-pin devices  TABLE 1-1: PIC16F7X DEVICE FEATURES										
<ul> <li>The 28-pin devices have 5 A/D input cha while the 40/44-pin devices have 8</li> </ul>	annels,									
• The Parallel Slave Port is implemented of the 40/44-pin devices	only on	WW.								
TABLE 1-1: PIC16F7X DEVICE F	EATURES •	7								
Key Features	PIC16F73	PIC16F74	PIC16F76	PIC16F77						
Operating Frequency	DC - <del>20</del> MHz	DC - 20 MHz	DC - 20 MHz	DC - 20 MHz						
RESETS (and Delays)	POR BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)	POR, BOR (PWRT, OST)						
FLASH Program Memory (14-bit words)	4K	4K	8K	8K						
Data Memory (bytes)	192	192	368	368						
Interrupts	11	12	11	12						
I/O Ports	Ports A,B,C	Ports A,B,C,D,E	Ports A,B,C	Ports A,B,C,D,E						
Timers	3	3	3	3						
Capture/Compare/PWW Modules	2	2	2	2						
Serial Communications	SSP, USART	SSP, USART	SSP, USART	SSP, USART						
Parallel Communications		PSP		PSP						
8-bit Analog to Digital Module	5 Input Channels	8 Input Channels	5 Input Channels	8 Input Channels						
Instruction Set	35 Instructions	35 Instructions	35 Instructions	35 Instructions						
Packaging	28-pin DIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin PLCC 44-pin TQFP	28-pin DIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin PLCC 44-pin TQFP						




FIGURE 1-1: PIC16F73 AND PIC16F76 BLOCK DIAGRAM




FIGURE 1-2: PIC16F74 AND PIC16F77 BLOCK DIAGRAM

# PIC16F7X

PIC16F73 AND PIC16F76 PINOUT DESCRIPTION **TABLE 1-2:** 

Pin Name	DIP SSOP SOIC Pin#	MLF Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKI OSC1	9	6	I	ST/CMOS <sup>(3)</sup>	Oscillator crystal or external clock input.  Oscillator crystal input or external clock source input. ST buffer when configured in RC mode. Otherwise CMOS.
CLKI			I		External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins).
OSC2/CLKO OSC2	10	7	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO			0		In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the in truction cycle rate.
MCLR/VPP MCLR	1	26	I	ST	Master Clear (input) or programming vo tage (output).  Master Clear (Reset) input. This pire is an active low RESET to the device.
VPP			Р		Programming voltage inpu
RA0/AN0 RA0 AN0	2	27	I/O I	TTL	PORTA is a bi-directional in 2 port.  Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	28	I/O I	TTL	Digital In O.  Anal Schimput 1.
RA2/AN2 RA2 AN2	4	1	I/O I	TTL	Egital I/O. Analog input 2.
RA3/AN3/VREF RA3 AN3 VREF	5	2	I/O I I	TILID RAIV	Digital I/O. Analog input 3. A/D reference voltage input.
RA4/T0CKI RA4 T0CKI	6	4	1/O K	ST	Digital I/O – Open drain when configured as output. Timer0 external clock input.
RA5/SS/AN4 RA5 SS AN4	7	5	1	TTL	Digital I/O. SPI slave select input. Analog input 4.

I/O = input/output Legend: **√**Q = output P = power I = input

TABLE 1-2: PIC16F73 AND PIC16F76 PINOUT DESCRIPTION (CONTINUED)

Pin Name	DIP SSOP SOIC Pin#	MLF Pin#	I/O/P Type	Buffer Type	Description
					PORTB is a bi-directional I/O port. PORTB can be software
RB0/INT	21	18		TTL/ST <sup>(1)</sup>	programmed for internal weak pull-up on all inputs.
RB0	21	10	I/O	1112/31	Digital I/O.
INT			I		External interrupt.
RB1	22	19	I/O	TTL	Digital I/O.
RB2	23	20	I/O	TTL	Digital I/O.
RB3/PGM	24	21		TTL	
RB3			I/O		Digital I/O.
PGM	05	00	I/O	TT1	Low voltage ICSP programming na le pin.
RB4	25	22	I/O	TTL	Digital I/O.
RB5	26	23	I/O	TTL TTL/ST <sup>(2)</sup>	Digital I/O.
RB6/PGC RB6	27	24	I/O	1111/511-7	Digital I/O.
PGC			I/O		In-Circuit Debugge and ICSP programming clock.
RB7/PGD	28	25		TTL/ST <sup>(2)</sup>	
RB7			I/O		Digital I/O
PGD			I/O		In-Circuit Dezugger and ICSP programming data.
					PORTC is a hi-directional I/O port.
RC0/T1OSO/T1CKI	11	8	1/0	ST	<b>1</b> 110
RC0 T1OSO			I/O O		gital I/O. Timer1 oscillator output.
T1CKI			I	•	Timer1 external clock input.
RC1/T1OSI/CCP2	12	9		SJ .	
RC1			I/O	· 🔊 ,	Digital I/O.
T1OSI			1		Timer1 oscillator input.
CCP2			1/0	いと	Capture2 input, Compare2 output, PWM2 output.
RC2/CCP1 RC2	13	10	NO SY	SI SI	Digital I/O.
CCP1			No.		Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	14	11 🗸	X	ST	Captailo: inpat compaio: catpati : : : : : catpati
RC3			1/0	0.	Digital I/O.
SCK		~*\	I/O		Synchronous serial clock input/output for SPI mode.
SCL		7.5	I/O		Synchronous serial clock input/output for I <sup>2</sup> C mode.
RC4/SDI/SDA	15	112	1/0	ST	Digital I/O
RC4 SDI	XXX.		I/O I		Digital I/O. SPI data in.
SDA 🗸	190		I/O		I <sup>2</sup> C data I/O.
RC5/SDO	16	13		ST	
RC5			I/O		Digital I/O.
SDO_			0		SPI data out.
RC6/TX/CK	17	14		ST	District I/O
RC6 TX			I/O O		Digital I/O. USART asynchronous transmit.
CK			1/0		USART 1 synchronous clock.
RC7/RX/DT	18	15		ST	,
RC7			I/O		Digital I/O.
RX			1		USART asynchronous receive.
DT	0 10		I/O		USART synchronous data.
Vss	8, 19	5, 16	P	_	Ground reference for logic and I/O pins.
VDD I = input	20	17 O = out	Р		Positive supply for logic and I/O pins.  It/output P = power

Legend: I = input

O = output

I/O = input/output

P = power

— = Not used TTL = TTL input ST = Schmitt Trigger input
 Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

PIC16F74 AND PIC16F77 PINOUT DESCRIPTION **TABLE 1-3:** 

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKI OSC1	13	14	30	I	ST/CMOS <sup>(4)</sup>	Oscillator crystal or external clock input.  Oscillator crystal input or external clock source input.  ST buffer when configured in RC mode. Otherwise
CLKI				I		CMOS.  External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins).
OSC2/CLKO OSC2	14	15	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0		In RC mode, OSC2 pin outputs CLKO, such has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
MCLR/VPP MCLR	1	2	18	ı	ST	Master Clear (input) or programming voltage (output).  Master Clear (Reset) input. This pin is an active low RESET to the device.
VPP				Р		Programming voltage nout.
RA0/AN0 RA0 AN0	2	3	19	I/O I	TTL	PORTA is a bi-direction at //O port.  Digital I/O Analog and to.
RA1/AN1 RA1 AN1	3	4	20	I/O I	TTL	Dió, c. I/O. Naiog input 1.
RA2/AN2 RA2 AN2	4	5	21	I/O I	TTL .	Digital I/O. Analog input 2.
RA3/AN3/VREF RA3 AN3 VREF	5	6	22	I/O I	SIV,	Digital I/O. Analog input 3. A/D reference voltage input.
RA4/T0CKI RA4 T0CKI	6	7	23		ST	Digital I/O – Open drain when configured as output. Timer0 external clock input.
RA5/SS/AN4 RA5 SS AN4	7	8	E X	I/O   	TTL	Digital I/O. SPI slave select input. Analog input 4.

Legend:

I = input

. — = Not used

TTL = TTL input

I/O = input/output

ST = Schmitt Trigger input

P = power

- Note 1: This buffer is a schmitt Trigger input when configured as an external interrupt.
  2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.
  3: This buffer is a Schmitt Trigger input when used in Serial Programming mode.
  3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave for mode (for interfacing to a microprocessor bus).
  - 4: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

TABLE 1-3: PIC16F74 AND PIC16F77 PINOUT DESCRIPTION (CONTINUED)

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	33	36	8		TTL/ST <sup>(1)</sup>	
RB0 INT				I/O I		Digital I/O. External interrupt.
RB1	34	37	9	I/O	TTL	Digital I/O.
RB2	35	38	10	I/O	TTL	Digital I/O.
RB3/PGM	36	39	11		TTL	
RB3				I/O		Digital I/O.
PGM				I/O		Low voltage ICSP programming explopin.
RB4	37	41	14	I/O	TTL	Digital I/O.
RB5	38	42	15	I/O	TTL	Digital I/O.
RB6/PGC	39	43	16		TTL/ST <sup>(2)</sup>	
RB6				I/O		Digital I/O.
PGC				I/O		In-Circuit Debugger and ICSP programming clock.
RB7/PGD	40	44	17		TTL/ST <sup>(2)</sup>	
RB7				I/O		Digital I/O.
PGD				I/O		In-Circuit Debugger and ICSP programming data.
						PORTC is a st directional I/O port.
RC0/T1OSO/T1CKI	15	16	32		ST	<i>N</i> ,
RC0				I/O		Digital I/O.
T10S0				0		mer1 oscillator output.
T1CKI				ı		Timer1 external clock input.
RC1/T1OSI/CCP2	16	18	35		ST	71.5.110
RC1				I/O		Digital I/O.
T1OSI CCP2				I I/O	<b>///&gt;</b>	Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output.
	47	40	00	1/0	CT	Capturez Input, Comparez output, F Wiwiz output.
RC2/CCP1 RC2	17	19	36	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	ア ST	Digital I/O.
CCP1				W.		Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	18	20	37 <b>X</b>		ST	Captare i input Compare i Catpati Will Catpat
RC3	10	20	X	1/0	31	Digital I/O
SCK			XY.	1/0		Synchronous serial clock input/output for SPI mode.
SCL		N.	-X.).	I/O		Synchronous serial clock input/output for I <sup>2</sup> C mode.
RC4/SDI/SDA	23	25	42		ST	
RC4	_	W (3)		I/O	_	Digital I/O.
SDI	. Ya	K,		- 1		SPI data in.
SDA	11	<b>V</b>		I/O		I <sup>2</sup> C data I/O.
RC5/SDO	2A	26	43		ST	
RC5	Ø'			I/O		Digital I/O.
SDO				0		SPI data out.
RC6/TX/CK	25	27	44		ST	
RC6				I/O		Digital I/O.
TX Y				0		USART asynchronous transmit.
CK	00	00		I/O	6-	USART 1 synchronous clock.
RC7/RX/DT	26	29	1	1/0	ST	Divital I/O
RC7 RX				I/O		Digital I/O. USART asynchronous receive.
DT				I/O		USART asynchronous data.
Legend: Le input		0 - 0			) – innut/outnu	•

Legend: I = input O = output I/O = input/output P = power --- = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

<sup>2:</sup> This buffer is a Schmitt Trigger input when used in Serial Programming mode.

<sup>3:</sup> This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

<sup>4:</sup> This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

TABLE 1-3: PIC16F74 AND PIC16F77 PINOUT DESCRIPTION (CONTINUED)

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
						PORTD is a bi-directional I/O port or parallel slave port
					(2)	when interfacing to a microprocessor bus.
RD0/PSP0	19	21	38		ST/TTL <sup>(3)</sup>	D: :: 11/0
RD0 PSP0				I/O I/O		Digital I/O. Parallel Slave Port data.
RD1/PSP1	20	22	39	ı, c	ST/TTL <sup>(3)</sup>	Taranor Gravo Fort data.
RD1				I/O		Digital I/O.
PSP1				I/O		Parallel Slave Port data.
RD2/PSP2	21	23	40	1	ST/TTL <sup>(3)</sup>	Digital I/O. Parallel Slave Port data.  Digital I/O. Parallel Slave Port data.
RD2				I/O		Digital I/O.
PSP2				I/O	(2)	Parallel Slave Port data.
RD3/PSP3	22	24	41		ST/TTL <sup>(3)</sup>	21.11.11.0
RD3 PSP3				I/O I/O		Digital I/O. Parallel Slave Port data.
RD4/PSP4	27	20	2	1/0	ST/TTL <sup>(3)</sup>	Faraller Slave Fort data.
RD4/PSP4 RD4	21	30	2	I/O	S1/11L(9)	Digital I/O.
PSP4				1/0		Parallel Slave Port data:
RD5/PSP5	28	31	3	., 0	ST/TTL <sup>(3)</sup>	, diamor o da la
RD5			· ·	I/O	0.,	Digital I/O.
PSP5				I/O		Parallel Stave Port data.
RD6/PSP6	29	32	4		ST/TTL <sup>(3)</sup>	
RD6				I/O		Digita I/O.
PSP6				I/O	(2)	Faciliel Slave Port data.
RD7/PSP7	30	33	5		ST/TTL <sup>(3)</sup>	<b>1</b>
RD7 PSP7				I/O I/O	•	Digital I/O.  Parallel Slave Port data.
F3F1				1/0		PORTE is a bi-directional I/O port.
RE0/RD/AN5	8	9	25		CT =TN(3)	PORTE IS a bi-directional I/O port.
RE0/RD/ANS	0	9	23	I/O	~ 31/5L'/	Digital I/O.
RD				ı, o	QL V	Read control for parallel slave port .
AN5				1	<b>3</b> ~	Analog input 5.
RE1/WR/AN6	9	10	26	~.K/>	ST/TTL <sup>(3)</sup>	
RE1			, ×	( <b>2</b> /10)		Digital I/O.
WR			ルニ×	<b>'</b> ''		Write control for parallel slave port.
AN6			T.	i I	(2)	Analog input 6.
RE2/CS/AN7	10	11	137	1/0	ST/TTL <sup>(3)</sup>	District I/O
RE2 CS		KY	<b>)</b> "	I/O I		Digital I/O. Chip select control for parallel slave port.
AN7	<b>X</b>	××~'		i		Analog input 7.
Vss	12,81	3,34	6,29	Р	_	Ground reference for logic and I/O pins.
VDD	M,32	12,35	7,28	Р	_	Positive supply for logic and I/O pins.
NC A	<u> </u>	1,17,2	12,13,		_	These pins are not internally connected. These pins should
- 4米	<del>ļ</del> "	8, 40	33, 34			be left unconnected.

Legend:

I = input — = Not used O = output

I/O = input/output

P = power

TTL = TTL input

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as an external interrupt.

- 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.
- 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).
- 4: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

#### 2.0 MEMORY ORGANIZATION

There are two memory blocks in each of these PICmicro® MCUs. The Program Memory and Data Memory have separate buses so that concurrent access can occur and is detailed in this section. The Program Memory can be read internally by user code (see Section 3.0).

Additional information on device memory may be found in the PICmicro™ Mid-Range Reference Manual (DS33023).

## 2.1 Program Memory Organization

The PIC16F7X devices have a 13-bit program counter capable of addressing an 8K word x 14-bit program memory space. The PIC16F77/76 devices have 8K words of FLASH program memory and the PIC16F73/74 devices have 4K words. The program memory maps for PIC16F7X devices are shown in Figure 2-1. Accessing a location above the physically implemented address will cause a wraparound.

The RESET Vector is at 0000h and the Interrupt Vector is at 0004h.

### 2.2 Data Memory Organization

The Data Memory is partitioned into multiple banks, which contain the General Purpose Registers and the Special Function Registers. Bits RP1 (STATUS<6>) and RP0 (STATUS<5>) are the bank select bits:


RP1:RP0	Bank
00	0
01	1
10	2
11	3


Each bank extends up to 7Fh (128 th les). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implement d banks contain Special Function Registers. So me frequently used Special Function Registers from one bank may be mirrored in another bank for soile reduction and quicker access.


# 2.2.1 CENERAL PURPOSE REGISTER

The egister file (shown in Figure 2-2 and Figure 2-3) and be accessed either directly, or indirectly, through File Select Register FSR.

FIGURE 2-1: PROGRAM MEMORY MAPS AND STACKS FOR PIC16F7X DEVICES







© 2002 Microchip Technology Inc.

#### 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Bank 0										<u> </u>	
00h <sup>(4)</sup>	INDF	Addressin	g this locatio	n uses conte	nts of FSR to	address data	a memory (r	not a physica	al register)	0000	27, 96
01h	TMR0	Timer0 Mo	dule Registe	er					(	xxxx xxxx	45, 96
02h <sup>(4)</sup>	PCL	Program C	Counter (PC)	Least Signif	icant Byte				C	0000 0000	26, 96
03h <sup>(4)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	CC	0001 1xxx	19, 96
04h <sup>(4)</sup>	FSR	Indirect Da	ata Memory /		xxxx xxxx	27, 96					
05h	PORTA	_	PORTA Data Latch when written: PORTA pins when recommended.								32, 96
06h	PORTB	PORTB D	ata Latch wh	en written: P	ORTB pins w	hen read		7/		xxxx xxxx	34, 96
07h	PORTC	PORTC D	ata Latch wh	en written: F	ORTC pins w	hen read	4			xxxx xxxx	35, 96
08h <sup>(5)</sup>	PORTD	PORTD D	ata Latch wh	en written: F	ORTD pins w	hen read				xxxx xxxx	36, 96
09h <sup>(5)</sup>	PORTE	_	_	_	_	_		RE1	RE0	xxx	39, 96
0Ah <sup>(1,4)</sup>	PCLATH	_	_	_	Write Buffer	for the upp	5 bits of the	Program C	ounter	0 0000	26, 96
0Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBL	TMR0IF	INTF	RBIF	0000 000x	21, 96
0Ch	PIR1	PSPIF <sup>(3)</sup>	ADIF	RCIF	TXIF	SSUF	CCP1IF	TMR2IF	TMR1IF	0000 0000	23, 96
0Dh	PIR2	_	-	_	- ^	`, —	_	1	CCP2IF	0	24, 96
0Eh	TMR1L	Holding Re	egister for th	e Least Sign	ificant Byte of	the 16-bit TN	/IR1 Registe	er		xxxx xxxx	50, 96
0Fh	TMR1H	Holding Re	egister for th		ficant Byte of	the 16-bit TM	IR1 Registe	r		xxxx xxxx	50, 96
10h	T1CON	_	_	T1CKPS1	X1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	47, 96
11h	TMR2	Timer2 Mo	dule Registe	er 💉	<u> </u>					0000 0000	52, 96
12h	T2CON	_	TOUTPS3		TOUTPS	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	52, 96
13h	SSPBUF	Synchrono			uffer/Transmi	t Register				xxxx xxxx	64, 68, 96
14h	SSPCON	WCOL	SSPOV	SPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	61, 96
15h	CCPR1L		ompare/e///							xxxx xxxx	56, 96
16h	CCPR1H	Capture/C	ompare/PWI	M Register1	(MSB)					xxxx xxxx	56, 96
17h	CCP1CON		少子	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	54, 96
18h	RCSTA	SPEN	XXX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	70, 96
19h	TXREG		ansmit Data							0000 0000	74, 96
1Ah	RCREG	DEART R	Receive Data Register								
1Bh	CCPR2L	Capture/C	ompare/PWI	M Register2	(LSB)					xxxx xxxx	58, 96
1Ch	CCPR2H	Capture/C	ompare/PWI	M Register2	(MSB)	<del>i</del>	<del>i</del>		<del>i</del>	xxxx xxxx	58, 96
1Dh	CCP2COX	_	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	54, 96
1Eh	ADRES Y	A/D Resul	t Register By	rte	T	1			1	xxxx xxxx	88, 96
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/ DONE	_	ADON	0000 00-0	83, 96

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).
  - 2: Other (non power-up) RESETS include external RESET through MCLR and Watchdog Timer Reset.
  - 3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.
  - 4: These registers can be addressed from any bank.
  - 5: PORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.
  - 6: This bit always reads as a '1'.

**TABLE 2-1:** SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Bank 1											
80h <sup>(4)</sup>	INDF	Addressin	g this locatio	n uses conte	nts of FSR to	address data	a memory (n	ot a physica	al register)	0000 0000	27, 96
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	20, 44, 96
82h <sup>(4)</sup>	PCL	Program C	Counter's (PC	C) Least Sign	ificant Byte					0000 0000	26, 96
83h <sup>(4)</sup>	STATUS	IRP	IRP RP1 RP0 TO PD Z DC C							0001 1xxx	19, 96
84h <sup>(4)</sup>	FSR	Indirect da	ndirect data memory address pointer								
85h	TRISA	_	_	PORTA Dat	a Direction Re	egister				11 1111	32, 96
86h	TRISB	PORTB D	ata Direction	Register						1111 1111	34, 96
87h	TRISC	PORTC D	ata Direction	Register						1111 1111	35, 96
88h <sup>(5)</sup>	TRISD	PORTD D	ata Direction	Register					CO	1111 1111	36, 96
89h <sup>(5)</sup>	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Da	ta Direction		0000 -111	38, 96
8Ah <sup>(1,4)</sup>	PCLATH	_	_	_	Write Buffer f	for the upper	5 bits of the	Progra n (	bunter	0 0000	21, 96
8Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	NJ :	RBIF	0000 000x	23, 96
8Ch	PIE1	PSPIE <sup>(3)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	WIR2IE	TMR1IE	0000 0000	22, 96
8Dh	PIE2	_	_	_	_	_	-	_	CCP2IE	0	24, 97
8Eh	PCON	_	1	_	1	1	4	POR	BOR	qq	25, 97
8Fh	_	Unimplem	ented							_	_
90h	_	Unimplem	ented							_	_
91h	_	Unimplem	ented			N				_	_
92h	PR2	Timer2 Pe	riod Register	r		7				1111 1111	52, 97
93h	SSPADD	Synchrono	ous Serial Po	ort (I <sup>2</sup> C mode	) Address Re	ter				0000 0000	68, 97
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	60, 97
95h	_	Unimplem	ented		<u> </u>					_	_
96h	_	Unimplem	ented							_	_
97h	_	Unimplem	ented	<u>\_\_\_\</u>	7					_	_
98h	TXSTA	CSRC	TX9	TKEK	SYNC	_	BRGH	TRMT	TX9D	0000 -010	69, 97
99h	SPBRG	Baud Rate	Generator F	Rigister						0000 0000	71, 97
9Ah	_	Unimplem	ented X	K'						_	
9Bh	_	Unimplem	Unimplemented								
9Ch	_	Unimplem	Unimplement								
9Dh	_	Unimplep								_	
9Eh	_	Unimplem	ented							_	
9Fh	ADCON1	18X	_	_	_	_	PCFG2	PCFG1	PCFG0	000	84, 97

Legend: x = unknown, x trachanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).

2: Other non power-up) RESETS include external RESET through MCLR and Watchdog Timer Reset.

3: Bit PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

- 4: These registers can be addressed from any bank.
- 5: PORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.
- 6: This bit always reads as a '1'.

SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 2-1:** 

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Details on page
Bank 2											
100h <sup>(4)</sup>	INDF	Addressin	g this locatio	n uses conte	ents of FSR to	address data	a memory (r	not a physica	al register)	0000 0000	27, 96
101h	TMR0	Timer0 Mo	odule Registe	er						xxxx xxxx	45, 96
102h <sup>(4)</sup>	PCL	Program (	Counter (PC)	Least Signif	icant Byte					0000 0000	26, 96
103h <sup>(4)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	19, 96
104h <sup>(4)</sup>	FSR	Indirect Da	ata Memory /	Address Poir	nter	•	•		•	xxxx xxxx	27, 96
105h	_	Unimplem	ented		_	_					
106h	PORTB	PORTB D	ata Latch wh	en written: P	ORTB pins w	hen read				xxxx xxxx	34, 96
107h	_	Unimplem	ented							1/2	_
108h	_	Unimplem	ented							) –	_
109h	_	Unimplem	ented						<u> </u>	_	_
10Ah <sup>(1,4)</sup>	PCLATH	_	— — Write Buffer for the upper 5 bits of the Program Coant r◆							0 0000	21, 96
10Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	23, 96
10Ch	PMDATA	Data Regi	ster Low Byte	е		•	•	0		xxxx xxxx	29, 97
10Dh	PMADR	Address R	Register Low	Byte				7/		xxxx xxxx	29, 97
10Eh	PMDATH	_	_	Data Regist	er High Byte					xxxx xxxx	29, 97
10Fh	PMADRH	_	_	_	Address Reg	gister High By	/te			xxxx xxxx	29, 97
Bank 3							1/2				
180h <sup>(4)</sup>	INDF	Addressin	g this locatio	n uses conte	ents of FSR to	address da	nemory (r	not a physica	al register)	0000 0000	27, 96
181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	20, 44, 96
182h <sup>(4)</sup>	PCL	Program 0	Counter (PC)	Least Signif	icant Byte	10				0000 0000	26, 96
183h <sup>(4)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	19, 96
184h <sup>(4)</sup>	FSR	Indirect Da	ata Memory /	Address Poir	nter //	<u> </u>				xxxx xxxx	27, 96
185h	_	Unimplem	ented		1:54					_	_
186h	TRISB	PORTB D	ata Direction	Register	<u> か.V                                   </u>					1111 1111	34, 96
187h	_	Unimplem	ented	7	35					_	_
188h	_	Unimplem	ented	X						_	_
189h	_	Unimplem	ented	X						_	_
18Ah <sup>(1,4)</sup>	PCLATH	_		XI.	Write Buffer	for the upper	5 bits of the	Program C	ounter	0 0000	21, 96
18Bh <sup>(4)</sup>	INTCON	GIE	PELE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	23, 96
18Ch	PMCON1	(6)	W.55	_	_	_	_	_	RD	10	29, 97
18Dh	_	Unimplen	ented						•	_	
18Eh	_	Reserved	maintain clea	ar						0000 0000	
18Fh	_	Reserved	maintain clea	ar						0000 0000	

- Legend: x = unknown is uschanged, q = value depends on condition, = unimplemented, read as '0', r = reserved.

  Shaded locations are unimplemented, read as '0'.

  Note 1: The unitary type of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter during branches (CALL or GOTO).

  2: Other (non power-up) RESETS include external RESET through MCLR and Watchdog Timer Reset.

  - 3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.
  - 4: These registers can be addressed from any bank.
  - PORTD, PORTE, TRISD, and TRISE are not physically implemented on the 28-pin devices, read as '0'.
  - 6: This bit always reads as a '1'.

#### 2.2.2.1 STATUS Register

The STATUS register contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are not writable, therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, or DC bits from the STATUS register. For other instructions not affecting any status bits, see the "Instruction Set Summary."

Note 1: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples

# REGISTER 2-1: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/w x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	DC	С
bit 7							bit 0

bit 7 IRP: Register Bank Select bit (used for indirect addressing)

1 = Bank 2, 3 (100h - 1FFh)

0 = Bank 0, 1 (00h - FFh)

bit 6-5 RP1:RP0: Register Bank Select bits (usech trainect addressing)

11 = Bank 3 (180h - 1FFh)

10 = Bank 2 (100h - 17Fh)

01 = Bank 1 (80h - FFh)

00 = Bank 0 (00h - 7Fh)

Each bank is 128 bytes

bit 4 **TO**: Time-out bit

1 = After power-up, PLRMYT instruction, or SLEEP instruction

0 = A WDT time-out occurred

bit 3 PD: Power-down

1 = After power-up or by the CLRWDT instruction

0 = By execution of the SLEEP instruction

bit 2 z: Zero bit

The result of an arithmetic or logic operation is zero

The result of an arithmetic or logic operation is not zero

bit 1 XYDC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

**Note:** For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### 2.2.2.2 OPTION\_REG Register

The OPTION\_REG register is a readable and writable register, which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0 and the weak pull-ups on PORTB.

Legend:

R = Readable bit

- n = Value at POR reset

**Note:** To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

# REGISTER 2-2: OPTION\_REG REGISTER (ADDRESS 81h, 181h)

	OO		(, ,, , ,		, ,			
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0
	bit 7	•						bit 0
							o.cor	
bit 7	RBPU: PC	ORTB Pull-up	Enable bit					
		B pull-ups are					•	
	0 = PORT	B pull-ups are	e enabled by	individual po	ort latch valu	ues		
bit 6	INTEDG:	Interrupt Edge	e Select bit			ues		
		upt on rising e	•	•	4			
		upt on falling e	•	•				
bit 5		IR0 Clock Sou		oit		•		
		tion on RA4/1		aa	120			
		al instruction						
bit 4		R0 Source E	•					
		nent on high-t						
1.11.0		nent on low-to	_	ion on RA4/1	IUCKI PIN			
bit 3		scaler Assigni	~//	2)				
		aler is assigne aler is assigne						
bit 2-0		Prescaler Ra	AVZI					
DIL Z-U		<b>y</b>	<b>/</b>					
	Bit V	alue IMRU	Wale WDT	Rate				
	0.0		1:1					
	00 01	)	. 1:2					
	01	1:1	6 1:8					
	, Ki	9 1:3						
	<b>/</b> / <b>/</b>	1:6 0 1:1						
	11	1:2						

W = Writable bit

'1' = Bit is set

x = Bit is unknown

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

#### 2.2.2.3 **INTCON Register**

The INTCON register is a readable and writable register, which contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh) REGISTER 2-3:

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x			
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF			
bit 7						7	bit 0			
GIE: Globa	al Interrupt E	Enable bit								
1 = Enables all unmasked interrupts 0 = Disables all interrupts										
PEIE: Peri	pheral Interr	upt Enable l	oit		<b>,</b> O					
		ked peripher eral interrup	•							
TMR0IE: TMR0 Overflow Interrupt Enable bit										
	es the TMR0 es the TMR0	•	3	W.						
INTE: RB0	/INT Extern	al Interrunt F	-nable b	•						

Note:

bit 7 GIE: Global Interrupt Enable bit

bit 6 PEIE: Peripheral Interrupt Enable bit

bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit

bit 4 INTE: RB0/INT External Interrupt Enable

1 = Enables the RB0/INT external into the

0 = Disables the RB0/INT external interrupt

bit 3 RBIE: RB Port Change Interrupt Enable bit

1 = Enables the RB port change interrupt

0 = Disables the RB port charge interrupt

TMR0IF: TMR0 Overlow interrupt Flag bit bit 2

1 = TMR0 register (must be cleared in software)

0 = TMR0 register did not overflow

INTF: RB0/INT External Interrupt Flag bit bit 1

1 = The REV/INT external interrupt occurred (must be cleared in software)

0 = The 2B0/INT external interrupt did not occur

RBIF RB Port Change Interrupt Flag bit bit 0

mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch ondition and allow flag bit RBIF to be cleared.

1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)

0 = None of the RB7:RB4 pins have changed state

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

 n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### 2.2.2.4 PIE1 Register

The PIE1 register contains the individual enable bits for the peripheral interrupts.

Bit PEIE (INTCON<6>) must be set to Note: enable any peripheral interrupt.

#### **REGISTER 2-4:** PIE1 REGISTER (ADDRESS 8Ch)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

W.ENROO.COM bit 7 **PSPIE**<sup>(1)</sup>: Parallel Slave Port Read/Write Interrupt Enable bit 1 = Enables the PSP read/write interrupt 0 = Disables the PSP read/write interrupt bit 6 ADIE: A/D Converter Interrupt Enable bit 1 = Enables the A/D converter interrupt 0 = Disables the A/D converter interrupt bit 5 RCIE: USART Receive Interrupt Enable bit 1 = Enables the USART receive interrupt 0 = Disables the USART receive interrupt bit 4 **TXIE:** USART Transmit Interrupt Enable bit 1 = Enables the USART transmit interrupt 0 = Disables the USART transmit interrupt bit 3 SSPIE: Synchronous Serial Port Interrupt 1 = Enables the SSP interrupt 0 = Disables the SSP interrupt CCP1IE: CCP1 Interrupt Enable bit bit 2 1 = Enables the CCP1 interrup 0 = Disables the CCP1 intercept bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMX2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt TMR1IE: TMR\*Cverflow Interrupt Enable bit bit 0 1 = Enable TMR1 overflow interrupt 0 = Disables the TMR1 overflow interrupt 1: PSPIE is reserved on 28-pin devices; always maintain this bit clear.

\_egend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### 2.2.2.5 PIR1 Register

The PIR1 register contains the individual flag bits for the peripheral interrupts.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt bits are clear prior to enabling an interrupt.

#### **REGISTER 2-5:** PIR1 REGISTER (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF

Note:

bit 7 bit 0

PSPIF<sup>(1)</sup>: Parallel Slave Port Read/Write Interrupt Flag bit bit 7

1 = A read or a write operation has taken place (must be cleared in software)

0 = No read or write has occurred

bit 6 ADIF: A/D Converter Interrupt Flag bit

1 = An A/D conversion is completed (must be cleared in software)

0 = The A/D conversion is not complete

bit 5 RCIF: USART Receive Interrupt Flag bit

1 = The USART receive buffer is full

0 = The USART receive buffer is empty

bit 4 TXIF: USART Transmit Interrupt Flag bit

1 = The USART transmit buffer is empty

0 = The USART transmit buffer is full

bit 3 SSPIF: Synchronous Serial Port (SSP) Intervity

> 1 = The SSP interrupt condition has occur, and, and must be cleared in software before returning from the Interrupt Service Soutine. The conditions that will set this bit are:

A transmission/reception has taken place.

I<sup>2</sup>C Slave

A transmission/reception has taken place.

I<sup>2</sup>C Master

A transmission/receptor has taken place.

The initiated STAR Condition was completed by the SSP module. The initiated STAR condition was completed by the SSP module.

The initiated Pestart condition was completed by the SSP module. The initiated Acknowledge condition was completed by the SSP module.

A START condition occurred while the SSP module was IDLE (multi-master system).

A 200 condition occurred while the SSP module was IDLE (multi-master system).

CCPNP. CCP1 Interrupt Flag bit bit 2

<u>pture mode:</u>

A TMR1 register capture occurred (must be cleared in software)

= No TMR1 register capture occurred

Compare mode:

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

PWM mode:

Unused in this mode

bit 1 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit

1 = TMR2 to PR2 match occurred (must be cleared in software)

0 = No TMR2 to PR2 match occurred

bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit

1 = TMR1 register overflowed (must be cleared in software)

0 = TMR1 register did not overflow

Note 1: PSPIF is reserved on 28-pin devices; always maintain this bit clear.

Legend:

U = Unimplemented bit, read as '0' R = Readable bit W = Writable bit

- n = Value at POR reset '1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

#### 2.2.2.6 PIE2 Register

The PIE2 register contains the individual enable bits for the CCP2 peripheral interrupt.

### REGISTER 2-6: PIE2 REGISTER (ADDRESS 8Dh)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	_	_	_	_	_	CCP2IE
bit 7	•			•			bit 0

bit 7-1 **Unimplemented:** Read as '0'

bit 0 CCP2IE: CCP2 Interrupt Enable bit

1 = Enables the CCP2 interrupt0 = Disables the CCP2 interrupt

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset '1' = Bit is set '0' = Bit is Charlet X = Bit is unknown

## 2.2.2.7 PIR2 Register

The PIR2 register contains the flag bits for the CCP2 interrupt.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

# REGISTER 2-7: PIR2 REGISTER (ADERESS 0Dh)



bit 7-1 bit 0 Jrimplemented: Read as '0'
CP2IF: CCP2 Interrupt Flag bit

apture mode:

- 1 = A TMR1 register capture occurred (must be cleared in software)
- 0 = No TMR1 register capture occurred

Compare mode:

- 1 = A TMR1 register compare match occurred (must be cleared in software)
- 0 = No TMR1 register compare match occurred

PWM mode:

Unused

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### 2.2.2.8 PCON Register

The Power Control (PCON) register contains flag bits to allow differentiation between a Power-on Reset (POR), a Brown-out Reset (BOR), a Watchdog Reset (WDT) and an external MCLR Reset.

BOR is unknown on POR. It must be set by the user and checked on subsequent RESETS to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is not predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the configuration word).

### REGISTER 2-8: PCON REGISTER (ADDRESS 8Eh)

 U-0
 U-0
 U-0
 U-0
 U-0
 R/W-1

 —
 —
 —
 —
 POR
 BOR

 bit 7
 bit 0

Note:

bit 7-2 Unimplemented: Read as '0'

bit 1 POR: Power-on Reset Status bit

1 = No Power-on Reset occurred

0 = A Power-on Reset occurred (must be set in settware after a Power-on Reset occurs)

bit 0 BOR: Brown-out Reset Status bit

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)


Legend:

- n = Value at POR reset \\ \mathcal{T} = Bit is set \\ '0' = Bit is cleared \quad x = Bit is unknown

#### 2.3 PCL and PCLATH

The program counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any RESET, the upper bits of the PC will be cleared. Figure 2-4 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

# FIGURE 2-4: LOADING OF PC IN DIFFERENT SITUATIONS



#### 2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PA). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the Application Note, "Implementing a Table Read" (AN556).

#### 2.3.2

The PIC16F7X hilly has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed, or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

# **Note 1:** There are no status bits to indicate stack overflow or stack underflow conditions.

2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

## 2.4 Program Memory Paging

PIC16F7X devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction, the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO as uction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALD instruction (or interrupt) is executed, the entire 13 bit PC is popped off the stack. Therefore, manipulation of the PCLATH<4:3> bits are not required to the RETURN instructions (which POPs the address from the stack).

Note: The contents of the PCLATH are unchanged after a RETURN or RETFIE instruction is executed. The user must setup the PCLATH for any subsequent CALLS or GOTOS.

Example 2-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that PCLATH is saved and restored by the Interrupt Service Routine (if interrupts are used).

# EXAMPLE 2-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

```
ORG
              0x500
        BCF
              PCLATH, 4
        BSF
              PCLATH, 3 ; Select page 1
                        ; (800h-FFFh)
        CALL
              SUB1 P1
                        ;Call subroutine in
                        ;page 1 (800h-FFFh)
        ORG
              0x900
                        ;page 1 (800h-FFFh)
SUB1 P1
                        ; called subroutine
                        ;page 1 (800h-FFFh)
RETURN
                        ;return to Call
                        ; subroutine in page 0
                        ; (000h-7FFh)
```

# 2.5 Indirect Addressing, INDF and FSR Registers


The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0') will read 00h. Writing to the INDF register indirectly results in a no operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-5.

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-2.

#### **EXAMPLE 2-2: INDIRECT ADDRESSING**

	MOVLW	0x20	;initialize pointer
	MOVWF	FSR	;to RAM
NEXT	CLRF	INDF	clear INDF register;
	INCF	FSR,F	;inc pointer
	BTFSS	FSR,4	;all done?
	GOTO	NEXT	;no clear next
CONTIN	UE		
:			;yes continue



## 3.0 READING PROGRAM MEMORY

The FLASH Program Memory is readable during normal operation over the entire VDD range. It is indirectly addressed through Special Function Registers (SFR). Up to 14-bit numbers can be stored in memory for use as calibration parameters, serial numbers, packed 7-bit ASCII, etc. Executing a program memory location containing data that forms an invalid instruction results in a NOP.

There are five SFRs used to read the program and memory. These registers are:

- PMCON1
- PMDATA
- PMDATH
- PMADR
- PMADRH

The program memory allows word reads. Program memory access allows for checksum calculation and reading calibration tables.

When interfacing to the program memory block, the PMDATH:PMDATA registers form a two-byte word, which holds the 14-bit data for reads. The PMADRH:PMADR registers form a two-byte word, which holds the 13-bit address of the FLASH location being accessed. These devices can have up to 8K words of program FLASH, with an address range from 0h to 3FFFh. The unused upper bits in both the PMDATH and PMADRH registers are not implemented and read as "0's".

#### 3.1 PMADR

The address registers can address up to a maximum of 8K words of program FLASH.

When selecting a program addr ss value, the MSByte of the address is written to the PMADRH register and the LSByte is written to the PMADR register. The upper MSbits of PMADRH must always be clear.

# 3.2 PMCQM2 Register

PMCON1 is the control register for memory accesses.

The control by RD initiates read operations. This bit cannot be cleared, only set, in software. It is cleared in hard rare at the completion of the read operation.

## REGISTER 3-1: PMCON1 REGISTER (ADDRESS 18Ch)



bit 7

Reserved: Read as

bit 6-1

Unimplemented: Read as '0'

bit 0

RD: Read Control bit

1 = Initiates a FLASH read, RD is cleared in hardware. The RD bit can only be set (not cleared)

**Y in software.** 

PLASH read completed

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

## 3.3 Reading the FLASH Program Memory

A program memory location may be read by writing two bytes of the address to the PMADR and PMADRH registers and then setting control bit RD (PMCON1<0>). Once the read control bit is set, the microcontroller will use the next two instruction cycles to read the data. The data is available in the PMDATA and PMDATH registers after the second NOP instruction. Therefore, it can be read as two bytes in the following instructions. The PMDATA and PMDATH registers will hold this value until the next read operation.

## 3.4 Operation During Code Protect

FLASH program memory has its own code protect mechanism. External Read and Write operations by programmers are disabled if this mechanism is enabled.

The microcontroller can read and execute instructions out of the internal FLASH program memory, regardless of the state of the code protect configuration bits.

#### **EXAMPLE 3-1: FLASH PROGRAM READ**

```
STATUS, RP1
                                   ; Bank 2
           BCF
                   STATUS, RP0
           MOVF
                   ADDRH, W
           MOVWF
                   PMADRH
                                   ; MSByte of Program Address to read
           MOVF
                   ADDRL, W
                                  ; LSByte of Program Address to read
           MOVWF
                   PMADR
           BSF
                   STATUS, RP0
                                   ; Bank 3 Required
                                   ; EEPROM Read Sequence
Required
           BSF
                   PMCON1, RD
                                   ; memory is read in the ne
Sequence
           NOP
                                                                     cycles after BSF PMCON1,RD
           NOP
           BCF
                   STATUS, RPO
                                   ; Bank 2
                                  ; W = LSByte of Pro
           MOVF
                   PMDATA, W
                                   ; W = MSByte of Program PMDATA
           MOVF
                   PMDATH, W
```

# TABLE 3-1: REGISTERS ASSOCIATED PROGRAM FLASH

Address	Name	Bit 7	Bit 6	NA THE	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
10Dh	PMADR	Address F	Register L	Byte						xxxx xxxx	uuuu uuuu
10Fh	PMADRH	_	-X-V-	<u> </u>	Address F	Register H	igh Byte			xxxx xxxx	uuuu uuuu
10Ch	PMDATA	Data Reg	ister Low	Byte						xxxx xxxx	uuuu uuuu
10Eh	PMDATH	7.8	<b>Z</b> _	Data Reg	ister High	Byte				xxxx xxxx	uuuu uuuu
18Ch	PMCON1	<b>(40)</b>	_	_	_	_	_	_	RD	10	10

Legend: x = unknown x = unchanged, r = reserved, - = unimplemented read as '0'. Shaded cells are not used during FLASH access.

Note 1: This citalways reads as a '1'.

#### 4.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023).

#### 4.1 PORTA and the TRISA Register

PORTA is a 6-bit wide, bi-directional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= '1') will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= '0') will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, the value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and analog VREF input. The operation of each pinks selected by clearing/setting the control bio ADCON1 register (A/D Control Register1)


On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the Rirection of the RA pins, even when they are being used as analog inputs. The user must ensure the pitch the TRISA register are maintained set, when using them as analog inputs.

# EXAMPLE 4-1-X INITIAL IZING PORTA

EVAINL	LE 4-1.			IALIZING PORTA
BCF	STATUS	RP0	;	
BCF	SIATUS,	RP1	;	Bank0
CLRF	PORTA		;	Initialize PORTA by
	V		;	clearing output
			;	data latches
BSF	STATUS,	RP0	;	Select Bank 1
MOVLW	0x06		;	Configure all pins
MOVWF	ADCON1		;	as digital inputs
MOVLW	0xCF		;	Value used to
			;	initialize data
			;	direction
MOVWF	TRISA		;	Set RA<3:0> as inputs
			;	RA<5:4> as outputs
			;	TRISA<7:6>are always
			;	read as '0'.

#### FIGURE 4-1: **BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS**



Note 1: I/O pins have protection diodes to VDD and Vss.

#### FIGURE 4-2: **BLOCK DIAGRAM OF RA4/T0CKI PIN**




TABLE 4-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input.
RA1/AN1	bit1	TTL	Input/output or analog input.
RA2/AN2	bit2	TTL	Input/output or analog input.
RA3/AN3/VREF	bit3	TTL	Input/output or analog input or VREF.
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0. Output is open drain type.
RA5/SS/AN4	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input.

Legend: TTL = TTL input, ST = Schmitt Trigger input

## TABLE 4-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Yalue on: POR, BOR	Value on all other RESETS
05h	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	R.10	0x 0000	0u 0000
85h	TRISA	_	_	PORTA	Data Di	rection Re	egister	4		11 1111	11 1111
9Fh	ADCON1	_	_	_	_	_	PCFG2	PC FC1	PCFG0	000	000

Legend: x = unknown, u = unchanged, - = unimplemented locations reached 0'. Shaded cells are not used by PORTA.


When using the SSP module in SPI Slave mode and Schenabled, the A/D converter must be set to one of the following modes where PCFG2:PCFG0 = 100 , 101 , 11x.

#### 4.2 **PORTB** and the TRISB Register

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= '1') will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= '0') will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION\_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

FIGURE 4-3: **BLOCK DIAGRAM OF** RB3:RB0 PINS



Four of the PORTB pins (RB7:RB4) have an interrupt-on-charge feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- Any read or write of PORTB. This will end the mismatch condition.
- Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.


The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

This interrupt on mismatch feature, together with software configureable pull-up, on these four pins, allow easy interface to a keyo or and make it possible for wake-up on key deplession. Refer to the Embedded Control Handbook "implementing Wake-up on Key Strake" (ANES) Stroke" (AN551

RB0/INT is a external interrupt input pin and is configured using the INTEDG bit (OPTION\_REG<6>).

RB0 N is discussed in detail in Section 12.11.1.

**GURE 4-4: BLOCK DIAGRAM OF RB7:RB4 PINS** 



2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the RBPU bit (OPTION\_REG<7>).

# PIC16F7X

**TABLE 4-3: PORTB FUNCTIONS** 

Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external intercut.
2: This buffer is a Schmitt Trigger input when used in Serial Programming 17 de.

TABLE 4-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4		Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
06h, 106h	PORTB	RB7	RB6	RB5	<i>P</i> .84	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	PORTB	PORTB Data Direction Register							1111 1111	1111 1111
81h, 181h	OPTION_REG	RBPU	INTEDG	TOUS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded calls and not used by PORTB.


## 4.3 PORTC and the TRISC Register

PORTC is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= '1') will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISC bit (= '0') will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

PORTC is multiplexed with several peripheral functions (Table 4-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings, and to Section 13.1 for additional information on read-modify-write operations.

FIGURE 4-5: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



peripheral select is active.

TABLE 4-5: PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST 💉	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2	bit1	SX	Input/output port pin or Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	bit2	<b>A</b> ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or Data I/O (I <sup>2</sup> C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output.
RC6/TX/CK	bit6	ST	Input/output port pin or USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DX	bit7	ST	Input/output port pin or USART Asynchronous Receive or Synchronous Data.

Legend: ST = Schmitt Trigger input

## TABLE 4-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC Data Direction Register								1111 1111	1111 1111

Legend: x = unknown, u = unchanged

## 4.4 PORTD and TRISD Registers

This section is not applicable to the PIC16F73 or PIC16F76.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configureable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

# FIGURE 4-6: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)




TABLE 4-7: PORTD FUNCTIONS

			. *
Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL <sup>(1)</sup>	Input/output/port pin or parallel slave port bit0
RD1/PSP1	bit1	ST/TTL <sup>(1)</sup>	Inpot/output port pin or parallel slave port bit1
RD2/PSP2	bit2	ST/TTL <sup>(1)</sup>	pot/output port pin or parallel slave port bit2
RD3/PSP3	bit3	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit3
RD4/PSP4	bit4	ST/TTK <sup>(1)</sup> X	Input/output port pin or parallel slave port bit4
RD5/PSP5	bit5	STATILET	Input/output port pin or parallel slave port bit5
RD6/PSP6	bit6	YSTOTL(1)	Input/output port pin or parallel slave port bit6
RD7/PSP7	bit7	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit7

Legend: ST = Schmitt rigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 4-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	PORTD Data Direction Register								1111 1111	1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE — PORTE Data Direction bits					0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

## 4.5 PORTE and TRISE Register

This section is not applicable to the PIC16F73 or PIC16F76.

PORTE has three pins, RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configureable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs). Ensure ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.


Register 4-1 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note: On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

# FIGURE 4-7: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



#### **REGISTER 4-1:** TRISE REGISTER (ADDRESS 89h)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
IBF	OBF	IBOV	PSPMODE		Bit2	Bit1	Bit0
bit 7							bit 0

#### bit 7 Parallel Slave Port Status/Control bits:

IBF: Input Buffer Full Status bit

- 1 = A word has been received and is waiting to be read by the CPU
- 0 = No word has been received
- bit 6 **OBF**: Output Buffer Full Status bit
- bit 5
- # mode)

  # nort Mode Select bit

  # urpose I/O mode

  # purpose I/O mode

  # purpose I/O mode

  # port Mode Select bit

  # port Mode Select bit

  # prort Mode Select bit

  # pror
- bit 4
- bit 3
- bit 2

- bit 1
- Bit0: Direction Control bit 0
  - 1 = Input
  - 0 = Output

Legend:

R = Reada

W = Writable bit

'1' = Bit is set

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

x = Bit is unknown

DS30325B-page 38

TABLE 4-9: PORTE FUNCTIONS

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or read control input in Parallel Slave Port mode or analog input.  For RD (PSP mode):  1 = IDLE  0 = Read operation. Contents of PORTD register output to PORTD I/O pins (if chip selected).
RE1/WR/AN6	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or write control input in Parallel Slave Port mode or analog input.  For WR (PSP mode):  1 = IDLE  0 = Write operation. Value of PORTD I/O pins latched of PORTD register (if chip selected).
RE2/CS/AN7	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or chip select control input. Parallel Slave Port mode or analog input.  For CS (PSP mode):  1 = Device is not selected  0 = Device is selected

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 4-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1		Bit 0	Value on: POR, BOR	Value on all other RESETS			
09h	PORTE	_	_	_	~ J1	_	RE2	RE1	RE0	xxx	uuu			
89h	TRISE	IBF	OBF	IBOV	PSPMCDE	_	PORTE Data Direction		on bits	0000 -111	0000 -111			
9Fh	ADCON1	_	_	_	XXX	_	PCFG2	PCFG1	PCFG0	000	000			

Legend: x = unknown, u = unchanged, - x = unknown, y = unchanged, - x = unknown, y = unchanged, - y = unchanged,

### 4.6 Parallel Slave Port

The Parallel Slave Port (PSP) is not implemented on the PIC16F73 or PIC16F76.

PORTD operates as an 8-bit wide Parallel Slave Port, or Microprocessor Port, when control bit PSPMODE (TRISE<4>) is set. In Slave mode, it is asynchronously readable and writable by an external system using the read control input pin RE0/RD, the write control input pin RE1/WR, and the chip select control input pin RE2/CS.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the RD input, RE1/WR to be the WR input and RE2/CS to be the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (i.e., set). The A/D port configuration bits PCFG3:PCFG0 (ADCON1<3:0>) must be set to configure pins RE2:RE0 as digital I/O.

There are actually two 8-bit latches, one for data output (external reads) and one for data input (external writes). The firmware writes 8-bit data to the PORTD output data latch and reads data from the PORTD input data latch (note that they have the same address). In this mode, the TRISD register is ignored, since the external device is controlling the direction of data flow.

An external write to the PSP occurs when the  $\overline{\text{CS}}$  and  $\overline{\text{WR}}$  lines are both detected low. Firmware can read the actual data on the PORTD pins during this time. Wron either the CS or WR lines become high (level tiggered), the data on the PORTD pins is latched, and the Input Buffer Full (IBF) status flag bit (TR\\$\frac{1}{2}\frac{1}{2}\rightarrow\$) and interrupt flag bit PSPIF (PIR1<7>) are set on the Q4 clock cycle, following the next Q2 sycle to signal the write is complete (Figure 4-9). Firmware clears the IBF flag by reading the latched PORTP data, and clears the PSPIF bit.

The Input Buffer Overflow (IBOV) status flag bit (TRISE<5>) is set if an external write to the PSP occurs while the IBF flag is currom a previous external write. The previous PORTD data is overwritten with the new data. IBOV is cleaned by reading PORTD and clearing IBOV.

A read from the PSP occurs when both the  $\overline{CS}$  and  $\overline{RD}$  lines are detected low. The data in the PORTD output latch is output to the PORTD pins. The Output Buffer Full (OBF) status flag bit (TRISE<6>) is cleared immediately (Figure 4-10), indicating that the PORTD latch is being read, or has been read by the external bus. If firmware writes new data to the output latch during this time, it is immediately output to the PORTD pins, but OBF will remain cleared.

When either the  $\overline{\text{CS}}$  or  $\overline{\text{RD}}$  pins are detected high, the PORTD outputs are disabled, and the interrupt flag bit PSPIF is set on the Q4 clock cycle following the next Q2 cycle, indicating that the read is complete. OBF remains low until firmware writes new data to PORTD.

When not in PSP mode, the IBF and OBF bits are held clear. Flag bit IBOV remains unchanged. The PSPIF bit must be cleared by the user in firmware; the interrupt can be disabled by clearing the interrupt enable bit PSPIE (PIE1<7>).

FIGURE 4-8: PORTD AND PORTE
BLOCK DIAGRAM
(PARALLEL SLAVE PORT)




FIGURE 4-9: PARALLEL SLAVE PORT WRITE WAVEFORMS




FIGURE 4-10: PARALLEL SLAVE PORT READ WAVEFORM




TABLE 4-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
08h	PORTD	Port data I	atch wh	en writte	en: Port pins	when rea	d			xxxx xxxx	uuuu uuuu
09h	PORTE	_	_	_	_	_	RE2	RE2 RE1 RE0		xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE D	Data Direct	ion Bits	0000 -111	0000 -111
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
9Fh	ADCON1	_	_	_	_		PCFG2	PCFG1	PCFG0	000	000

 $\label{eq:local_equation} \textbf{Legend:} \quad \textbf{x} = \textbf{unknown}, \ \textbf{u} = \textbf{unchanged}, \ \textbf{-} = \textbf{unimplemented}, \ \textbf{read as '0'}. \ \textbf{Shaded cells are not used by the Parallel Slave Port.}$ 

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76; always maintain these bits clear.

## 5.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- · 8-bit timer/counter
- · Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- · Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Additional information on the Timer0 module is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

Figure 5-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Timer0 operation is controlled through the OPTION\_REG register (Register 5-1 on the following page). Timer mode is selected by clearing bit TOCS (OPTION\_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit T0CS (OPTION\_REG<5>). In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit T0SE (OPTION\_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 5.2.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. Section 5.3 details the operation of the prescaler.

## 5.1 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 0 h. This overflow sets bit TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit TMR0IF (INTCON<5>). Bit TMR0IF must be cleared in of ware by the Timer0 module Interrupt Service Follower, before re-enabling this interrupt. The TMR0 in errupt cannot awaken the processor from SLEER gince the timer is shut-off during SLEEP.

FIGURE 5-1: BLOCK DIAGRAM OF THE TIME MODULE AND PRESCALER



# 5.2 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

## REGISTER 5-1: OPTION\_REG REGISTER

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0					
	bit 7							bit 0					
bit 7	RBPU: PC	RTB Pull-up	Enable bit	(see Section	1 2.2.2.2)								
bit 6	INTEDG: I	nterrupt Edg	e Select bit	(see Section	n 2.2.2.2)								
bit 5	TOCS: TM	R0 Clock So	ource Select	bit									
		tion on T0Ch al instruction		(CLKOUT)		NRO							
bit 4	T0SE: TM	R0 Source E	Edge Select	bit		6.							
		ent on high-			KI pin								
		ent on low-t		ition on TOC	KI pin								
bit 3		PSA: Prescaler Assignment bit  1 = Prescaler is assigned to the WDT											
		aler is assigr aler is assigr											
bit 2-0	PS2:PS0:	Prescaler R	ate Select b	its									
	Bit Value	TMR0 Rate	WDT Rate	◊									
	000	1:2	1:1										
	001 010	1 : 4 1 : 8	A ST										
	011	1:16	1.8										
	100 101	1:32	1 : 32										
	110	1 :- 128	1:64										
	111	1256	1 : 128										
	مد	<b>17.5</b>											
	Legend	<u>v'</u>											
	R <b>= Rea</b> da	able bit	W = V	Vritable bit	U = Unii	mplemented	bit, read as	'0'					
. 💉	n= Value	at POR res	et '1' = E	Bit is set	'0' = Bit	is cleared	x = Bit is ι	ınknown					
-11						instruction							
-/1,	Example 5-1 and Example 5-2 (page 45) must be executed when changing the prescaler assignment between Timer0 and the WDT. This sequence must be followed												

even if the WDT is disabled.

## 5.3 Prescaler

There is only one prescaler available on the microcontroller; it is shared exclusively between the Timer0 module and the Watchdog Timer. The usage of the prescaler is also mutually exclusive: that is, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice versa. This prescaler is not readable or writable (see Figure 5-1).

The PSA and PS2:PS0 bits (OPTION\_REG<3:0>) determine the prescaler assignment and prescale ratio. Examples of code for assigning the prescaler assignment are shown in Example 5-1 and Example 5-2. Note that when the prescaler is being assigned to the WDT with ratios other than 1:1, lines 2 and 3 (highlighted) are optional. If a prescale ratio of 1:1 is to used,

however, these lines must be used to set a temporary value. The final 1:1 value is then set in lines 10 and 11 (highlighted). (Line numbers are included in the example for illustrative purposes only, and are not part of the actual code.)

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF1, MOVWF1, BSF1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer.

**Note:** Writing to TMR0 when the prescaler is assigned to Timer0, will clear the prescaler count but will not change the prescaler assignment.

## EXAMPLE 5-1: CHANGING THE PRESCALER ASSIGNMENT FROM (IN) ERO TO WDT

```
1)
   BSF
           STATUS, RPO
                          ; Bank1
2)
   MOVLW
          b'xx0x0xxx'
                          ; Select clock source and prescale
3) MOVWF OPTION_REG
                        ; other than 1:1
                        ; Bank0
   BCF
           STATUS, RP0
4)
                          ; Clear TMR0 and prescaler
   CLRF
           TMR0
5)
           STATUS, RP1
                          ; Bank1
6)
   BSF
7)
   MOVLW
          b'xxxx1xxx'
                          ; Select WDT, do not change
8)
   MOVWF
          OPTION REG
                          ; Clears WDT and prescal
9)
   CLRWDT
10) MOVLW b'xxxx1xxx'
                          ; Select new prescale value and WDT
11) MOVWF OPTION REG
                          ; Bank0
12) BCF
           STATUS, RP0
```

## EXAMPLE 5-2: CHANGING THE PRESCALER ASSIGNMENT FROM WDT TO TIMERO

```
CLRWDT ; Clear WDT and prescaler

BSF STATUS, RP0 ; Bankl MOVLW b'xxxx0xxx' ; Select MR0, new prescale

MOVWF OPTION_REG ; value and clock source

BCF STATUS, RP0 Kark0
```

## TABLE 5-1: KEGISTERS ASSOCIATED WITH TIMERO

Address _	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS	
01h,101h	TMR0	Timer0	imer0 Module Register								uuuu uuuu	
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	GIE PEIE		INTE	INTE RBIE		INTF	RBIF	0000 000x	0000 000u	
81h,181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111	

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

## 6.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L), which are readable and writable. The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- · As a timer
- · As a counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Timer1 also has an internal "RESET input". This RESET can be generated by either of the two CCP modules as the special event trigger (see Sections 8.1 and 8.2). Register 6-1 shows the Timer1 Control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI/CCP2 and RC0/T1OSO/T1CKI pins become inputs. That is, the TD1SO<1:0> value is ignored and these pins read as '(1.)

Additional information on time modules is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

## REGISTER 6-1: T1CON: TIMER1 CONTROL REGISTER (ADDBESS 10h)

U-0	U-0	R/W-0	R/W-0	?/W/-0	R/W-0	R/W-0	R/W-0
_	_	T1CKPS1	T1CKPS0	COSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-4 T1CKPS1:T1CKPS0: Timer1 prout Clock Prescale Select bits

11 = 1:8 Prescale value

10 = 1:4 Prescale value

01 = 1:2 Prescale val

00 = 1:1 Prescale value

bit 3 T10SCEN: Times Oscillator Enable Control bit

1 = Oscillator is enabled

0 = Oscillator is shut-off (the oscillator inverter is turned off to eliminate power drain)

bit 2 T1SYNC Timer1 External Clock Input Synchronization Control bit

TMRAGS = 1:

> Do not synchronize external clock input

Synchronize external clock input

TMR1CS = 0:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

TMR1CS: Timer1 Clock Source Select bit

1 = External clock from pin RC0/T1OSO/T1CKI (on the rising edge)

0 = Internal clock (Fosc/4)

bit 0 TMR10N: Timer1 On bit

1 = Enables Timer1

0 = Stops Timer1

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### 6.1 **Timer1 Operation in Timer Mode**


Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is Fosc/4. The synchronize control bit T1SYNC (T1CON<2>) has no effect, since the internal clock is always in sync.

#### 6.2 **Timer1 Counter Operation**

Timer1 may operate in Asynchronous or Synchronous mode, depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

FIGURE 6-1: TIMER1 INCREMENTING EDGE




### 6.3 **Timer1 Operation in Synchronized Counter Mode**

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RC1/T1OSI/CCP2, when bit T1OSCEN is set, or on pin RC0/T1OSO/T1CKI, w bit T1OSCEN is cleared.

is cleared, then the external clock input is onized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration, during SLEEP mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.

FIGURE 6-2: TIMER1 BLOC



Note 1: When the T1OSCEN bit is cleared, the inverter is turned off. This eliminates power drain.

2: For the PIC16F73/76, the Schmitt Trigger is not implemented in External Clock mode.

## 6.4 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 6.4.1).

In Asynchronous Counter mode, Timer1 cannot be used as a time-base for capture or compare operations.

# 6.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L, while the timer is running from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. The example code provided in Example 6-1 and Example 6-2 demonstrates how to write to and read Timer1 while it is running in Asynchronous mode.

## **EXAMPLE 6-1: WRITING A 16-BIT FREE-RUNNING TIMER**

```
; All interrupts are disabled
                  ; Clear Low byte, Ensures no rollover
CLRF
       TMR1L
       HI BYTE
                  ; Value to load into TMR1H
MOVLW
MOVWF
       TMR1H, F
                  ; Write High byte
MOVLW
       LO BYTE
                  ; Value to load into TMR1L
MOVWF
       TMR1H, F
                   ; Write Low byte
; Re-enable the Interrupt (if required)
CONTINUE
                   ; Continue with your code
```

## EXAMPLE 6-2: READING A 16-BIT FEE-RUNNING TIMER

```
; All interrupts
                  are disabled
MOVF
        TMR1H, W
                    ; Read high
MOVWF
        TMPH
MOVF
        TMR1L, W
MOVWE
        TMPL
MOVF
        TMR1H, W
        TMPH, W
SUBWF
                               read with 2nd read
                          result = 0
BTFSC
        \mathtt{STATUS}, \mathtt{Z}
                     ∕Good 16-bit read
        CONTINUE
COTO
                   rolled over between the read of the high and low bytes.
; TMR1L may have
; Reading the
                    and low bytes now will read a good value.
MOVF
                     ; Read high byte
MOVWF
MOVE
                     ; Read low byte
MOVWF
                    ; Re-enable the Interrupt (if required)
CONTINUE
                    ; Continue with your code
```

## 6.5 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for use with a 32 kHz crystal. Table 6-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

## 6.6 Resetting Timer1 using a CCP Trigger Output

If the CCP1 or CCP2 module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = '1011'), this signal will reset Timer1.

**Note:** The special event triggers from the CCP1 and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

Timer1 must be configured for either Timer or Synchronized Counter mode, to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1 or CCP2, the write will take precedence.

In this mode of operation, the CCPRxH:CCPRxL register pair effectively becomes the period register to Timer1.

# 6.7 Resetting of Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are to ceset to 00h on a POR, or any other RESET, except by the CCP1 and CCP2 special event triggers.

TABLE 6-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

Oce Type	Eroguenov	Capacitors Used:					
Osc Type	Frequency	OSC1	OSC2				
LP	32 kHz	47 pF	47 pF				
	100 kHz	33 pF	33 pF				
	200 kHz	15 pF	15 pF				

## Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range or he application.

See the notes (below) table or additional information.

occ the notes	s (below) teo o bi additional information.
(	Common, Used Crystals:
32.768 kHz	Epson C-001R32.768K-A
100 kHz	Epson C-2 100.00 KC-P
200 kHz	STD XTL 200.000 kHz
of t sta 2: Sin cha res	her capacitance increases the stability he oscillator, but also increases the rt-up time. ce each resonator/crystal has its own aracteristics, the user should consult the onator/crystal manufacturer for appro-
pria	ate values of external components.

T1CON register is reset to 00h on a Power-on Reset or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other RESETS, the register is unaffected.

## 6.8 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

# TABLE 6-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR		all o	Value on all other RESETS	
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u	
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000	
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000	
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx	xxxx	uuuu	uuuu	
0Fh	TMR1H	Holding re	gister for	the Most S		xxxx	xxxx	uuuu	uuuu					
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu	

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76; always maintain these bits clear.

## 7.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time-base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.

The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

Timer2 can be shut-off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Register 7-1 shows the Timer2 control register.

Additional information on timer modules is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

表排析技術技術

## 7.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:


- · a write to the TMR2 register
- · a write to the T2CON register
- any device RESET (POR, MCLR Reset, WDT Reset or BOR)

TMR2 is not cleared when T2CON is written.

## 7.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the SSP module, which optionally uses it generate shift clock.





Note 1: TMR2 register output can be software selected by the SSP module as a baud clock.

## REGISTER 7-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7 **Unimplemented:** Read as '0'

bit 6-3 TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale 0010 = 1:3 Postscale

•

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on 0 = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 = Prescaler is 1 01 = Prescaler is 4 1x = Prescaler is 16

Legend:

R = Readable bit W = Writable U = Unimplemented bit, read as '0'

- n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

# TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	<b>X</b>	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PC	Value on: POR, BOR		POR, all		Value on all other RESETS	
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	(1) 3									0000	000u			
0Ch	PIR1	PSPIP 1	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000			
8Ch	PIE1	P27(E(1)	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000			
11h	TMR2	Timer2 M	odule Regis	ster						0000	0000	0000	0000			
12h	T2COM	, —	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000			
92h	PR2	Timer2 Pe	ner2 Period Register													

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76; always maintain these bits clear.

# 8.0 CAPTURE/COMPARE/PWM MODULES

Each Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- · 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Both the CCP1 and CCP2 modules are identical in operation, with the exception being the operation of the special event trigger. Table 8-1 and Table 8-2 show the resources and interactions of the CCP module(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1, except where noted.

## 8.1 CCP1 Module

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match and will clear both TMR1H and TMR1L registers.

## 8.2 CCP2 Module

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP2CON register controls the operation of CCP2. The special event trigger is generated by a compare match; it will clear both TMR1H and TMR1L registers, and start an A/D conversion (if the A/D module is enabled).

Additional information on CCP modules is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023) and in Application Note AN594, "Using the CCP Modules" (DS00594).

TABLE 8-1: CCP MODE TMER
RESOURCE REQUIRED

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

TABLE 8-2: INTERACTION OF TWO CCP MODULE

CCPx Mode	<b>CCPy Mode</b>	
Capture	Capture	Same TMR1 time-base
Capture	Compare	Same TMR1 time tase.
Compare	Compare	Same TMR1 time-base.
PWM	PWM	The PWMx vill have the same frequency and update rate (TMR2 interrupt). The risingledges are aligned.
PWM	Capture	None
PWM	Compare	NO Section 1997

## REGISTER 8-1: CCP1CON REGISTER/CCP2CON REGISTER (ADDRESS: 17h/1Dh)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 CCPxX:CCPxY: PWM Least Significant bits

Capture mode:

Unused

Compare mode:

Unused

PWM mode:

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are fould h CCPRxL

bit 3-0 CCPxM3:CCPxM0: CCPx Mode Select bits

0000 = Capture/Compare/PWM disabled (resets CCPx module)

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCPxIF bit set)

1001 = Compare mode, clear output on match (CCPVF bit is set)

1010 = Compare mode, generate software interrupt in match (CCPxIF bit is set, CCPx pin is unaffected)

1011 = Compare mode, trigger special event CCPxIF bit is set, CCPx pin is unaffected); CCP1 clears Timer1; CCP2 clears Timer1 and starts an A/D conversion (if A/D module is enabled)

11xx = PWM mode

Legend:

R = Readable bit

Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR rest '1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

## 8.3 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as one of the following and is configured by CCPxCON<3:0>:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge


An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. The interrupt flag must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

## 8.3.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

**Note:** If the RC2/CCP1 pin is configured as an output, a write to the port can cause a capture condition.

# FIGURE 8-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



## 8.3.2 TIME MODE SELECTION

Timer1 must be unning in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

## 8.3.3 SOFTWARE INTERRUPT


When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

### 8.3.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 8-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interest.

# EXAMPLE 8-1: CHANGING BETWEEN CAPTURE PRESCALERS




## 8.4 Compare Mode

Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- · Driven high
- · Driven low
- · Remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

# FIGURE 8-2: COMPARE MODE OPERATION BLOCK



## 8.4.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

4		
	Note:	Clearing the CCP1CON register will force
		the RC2/CCP1 compare output latch to the
		default low level. This is not the PORTC
		I/O data latch.

## 8.4.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

## 8.4.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the CCP1 pin is not affected. The CCP1IF or CCP2IF bit is set, causing a CCP interrupt (if enabled).

## 8.4.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special event trigger output of CCP2 resets the TMR1 register pair and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP1 and CCP2 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

## TABLE 8-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPAGE, AND TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit	Bit 1	Bit 0	Value POI BO	R,	Valuall o	ther
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	MROIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2	_	-	_	-15	\ 	_	_	CCP2IF		0		0
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	<b>100</b>	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2	_	1	- <b>x</b>		1	_	_	CCP2IE		0		0
87h	TRISC	PORTC D	ata Direc	tion Regist	er					1111	1111	1111	1111
0Eh	TMR1L	Holding R	egister fç	the Least	Significant	Byte of the 1	6-bit TMR	1 Register		xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding R	egister	r the Most	Significant E	Byte of the 10	6-bit TMR1	Register		xxxx	xxxx	uuuu	uuuu
10h	T1CON	- ,	it it	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu
15h	CCPR1L	Capture	ompare/	PWM Regis	ster1 (LSB)					xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture/C	ompare/	PWM Regis	ster1 (MSB)					xxxx	xxxx	uuuu	uuuu
17h	CCP1CQN	11-	- CCP1X CCP1Y CCP1M3 CCP1M2 CCP1M1 CCP1M								0000	00	0000
1Bh	CCPILX	Capture/C	Capture/Compare/PWM Register2 (LSB)									uuuu	uuuu
1Ch	CCPR2H	Capture/C	pture/Compare/PWM Register2 (MSB)									uuuu	uuuu
1Dh	CCP2CON	_	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: The PSP is not implemented on the PIC16F73/76; always maintain these bits clear.

## 8.5 PWM Mode (PWM)


In Pulse Width Modulation mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch.

Figure 8-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 8.5.3.

# FIGURE 8-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 3.4) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the WM is the inverse of the period (1/period).

## FIGURE 8.45. PWM OUTPUT



### 8.5.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period = 
$$[(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 \text{ prescale value})$$

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will note) set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 8.3) is not used in the determination of the PWM frequency. The postscaler could be used to have servo update rate at a different frequency than the PWM output.

## 8.5.2 PWM DUTY CYCLE

The WM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the formula:

Resolution 
$$\equiv \frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

**Note:** If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

#### 8.5.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

**TABLE 8-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)** 

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7-0	5.5

#### **TABLE 8-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bir	Bit 0	PC	e on: DR, DR	all o	e on other SETS
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0F	MTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	(Cr.)IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh	PIR2	_	_	_	_	-	7_	_	CCP2IF		0		0
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh	PIE2	_	_	_		<b>(</b> ()	_	_	CCP2IE		0		0
87h	TRISC	PORTC D	Data Direction	on Registe	A 1 1	7				1111	1111	1111	1111
11h	TMR2	Timer2 M	odule Regi	ster	Ne V					0000	0000	0000	0000
92h	PR2	Timer2 M	odule Perio	d Register	W.					1111	1111	1111	1111
12h	T2CON	_	TOUTPS3	TOUX62	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Capture/0	Compare/P	WM Regist	er1 (LSB)					xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture/0	Compare/P	WM Regist	er1 (MSB)					xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	_	.x~\\\	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh	CCPR2L	Capture/	Capture/Compare/PWM Register2 (LSB)							xxxx	xxxx	uuuu	uuuu
1Ch	CCPR2H	Capture/	apture/pempare/PWM Register2 (MSB)								xxxx	uuuu	uuuu
1Dh	CCP2CON,	(XX)	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIF and PSPIF are reserved on the PIC16F73/76; always maintain these bits clear.

# 9.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

## 9.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)

An overview of  $I^2C$  operations and additional information on the SSP module can be found in the PICmicro<sup>TM</sup> Mid-Range MCU Family Reference Manual (DS33023).

Refer to Application Note AN578, "Use of the SSP Module in the I<sup>2</sup>C Multi-Master Environment" (DS00578).

## 9.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module. Additional information on the SPI module can be found in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023A).

SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- · Serial Data Out (SDO) RC5/SDO
- · Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be use when in a Slave mode of operation:

Slave Select (SS) RA5/SS/NA4

When initializing the SP several options need to be specified. This is don (by programming the appropriate control bits in the SPCON register (SSPCON<5:0>) and SSPSTAT (16). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- k Polarity (IDLE state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

#### **REGISTER 9-1:** SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/Ā	Р	S	R/W	UA	BF
bit 7							bit 0

bit 0

bit 7 SMP: SPI Data Input Sample Phase bit

### SPI Master mode:

- 1 = Input data sampled at end of data output time
- 0 = Input data sampled at middle of data output time (Microwire<sup>®</sup>)

## SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode

## I<sup>2</sup>C mode:

This bit must be maintained clear

bit 6 CKE: SPI Clock Edge Select bit (Figure 9-2, Figure 9-3, and Figure 9-4)

## SPI mode, CKP = 0:

- 1 = Data transmitted on rising edge of SCK (Microwire<sup>®</sup> alternate)
- 0 = Data transmitted on falling edge of SCK

## SPI mode, CKP = 1:

- 1 = Data transmitted on falling edge of SCK (Microwire® defe
- 0 = Data transmitted on rising edge of SCK

## I<sup>2</sup>C mode:

This bit must be maintained clear

- **D/A**: Data/Address bit (I<sup>2</sup>C mode only) bit 5
  - 1 = Indicates that the last byte received or transmitted was data
  - 0 = Indicates that the last byte received on mitted was address
- **P**: STOP bit (I<sup>2</sup>C mode only) bit 4

This bit is cleared when the SSP mode le is disabled, or when the START bit is detected last. SSPEN is cleared.

- 1 = Indicates that a STOP bit has peen detected last (this bit is '0' on RESET)
- 0 = STOP bit was not detect
- bit 3 S: START bit (I<sup>2</sup>C mode

This bit is cleared when the SSP module is disabled, or when the STOP bit is detected last. SSPEN is cleared.

- 1 = Indicates that ASTART bit has been detected last (this bit is '0' on RESET)
- 0 = START was not detected last
- R/W: Read/Wire bit Information (I<sup>2</sup>C mode only) bit 2

This bit to R/W bit information following the last address match. This bit is only valid from the others match to the next START bit, STOP bit, or ACK bit.

▲ Read

- **UA**: Update Address bit (10-bit I<sup>2</sup>C mode only)
  - 1 = Indicates that the user needs to update the address in the SSPADD register
  - 0 = Address does not need to be updated
- BF: Buffer Full Status bit bit 0

## Receive (SPI and I<sup>2</sup>C modes):

- 1 = Receive complete, SSPBUF is full
- 0 = Receive not complete, SSPBUF is empty

## Transmit (I<sup>2</sup>C mode only):

- 1 = Transmit in progress, SSPBUF is full
- 0 = Transmit complete, SSPBUF is empty

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### **REGISTER 9-2:** SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL  | SSPOV | SSPEN | CKP   | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

bit 7 WCOL: Write Collision Detect bit

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision
- bit 6 SSPOV: Receive Overflow Indicator bit

## In SPI mode:

- 1 = A new byte is received while the SSPBUF register is still holding the proof overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.
- 0 = No overflow

## In I<sup>2</sup>C mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode. SSPOV must be cleared in software in either mode.
- bit 5 SSPEN: Synchronous Serial Port Enable bij

## In SPI mode:

- 1 = Enables serial port and configures K, SDO, and SDI as serial port pins
- 0 = Disables serial port and configures wese pins as I/O port pins

## In I<sup>2</sup>C mode:

- 1 = Enables the serial port and port pins as serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

In both modes, when a cole d, these pins must be properly configured as input or output.

bit 4 CKP: Clock Polarit

### In SPI mode:


- 1 = IDLE state priclock is a high level (Microwire® default)
- 0 = IDLE state for clock is a low level (Microwire® alternate)

- SCK release control
- Holds clock low (clock stretch). (Used to ensure data setup time.)
- SPM3:SSPM0: Synchronous Serial Port Mode Select bits
  - 0000 = SPI Master mode, clock = Fosc/4
  - 0001 = SPI Master mode, clock = Fosc/16
  - 0010 = SPI Master mode, clock = Fosc/64
  - 0011 = SPI Master mode, clock = TMR2 output/2
  - 0100 = SPI Slave mode, clock = SCK pin.  $\overline{SS}$  pin control enabled.
  - 0101 = SPI Slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin.
  - $0110 = I^2C$  Slave mode, 7-bit address
  - $0111 = I^2C$  Slave mode, 10-bit address
  - 1011 = I<sup>2</sup>C Firmware Controlled Master mode (slave IDLE)
  - $1110 = I^2C$  Slave mode, 7-bit address with START and STOP bit interrupts enabled
  - $1111 = I^2C$  Slave mode, 10-bit address with START and STOP bit interrupts enabled

## Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset '0' = Bit is cleared '1' = Bit is set x = Bit is unknown

FIGURE 9-1: SSP BLOCK DIAGRAM (SPI MODE)




To enable the serial port, SSP enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON register, and then set bit SSPEN. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC
- SS must have TRISA<5> set and ADSON must be configured such that RA5 is a digital I/O

Note 1: When the SPI is a slave mode with SS pin control enabled (SSPCON<3:0> = 0100), the SPI in our lie will reset if the SS pin is set to Vp2

- 2: If the SPI is used in Slave mode with E = '1', then the SS pin control must be enabled.
- 3: When the SPI is in Slave mode with \$\overline{SS}\$ pin control enabled (\$SPCON<3:0> = '0100'), the state of the \$\overline{SS}\$ pin can affect the state read back from the TRISC<5> bit. The Peripheral OE signal from the SSP module into PORTC controls the state that is read back from the TRISC<5> bit (see Section 4.3 for information on PORTC). If Read-Modify-Write instructions, such as \$BSF\$ are performed on the TRISC register while the \$\overline{SS}\$ pin is high, this will cause the TRISC<5> bit to be set, thus disabling the SDO output.



bit7

SDI (SMP = 0)

**SSPIF** 

bit0

**REGISTERS ASSOCIATED WITH SPI OPERATION TABLE 9-1:** 

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh,8Bh. 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
87h	TRISC	PORTC Da	ta Directio	n Registe	r					1111 1111	1111 1111
13h	SSPBUF	Synchronou	us Serial F	Port Recei	ve Buffe	er/Transm	it Register			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
85h	TRISA	_	_	PORTA D	Data Dir	ection Re	gister			11 111	11 1111
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	00000000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the SSP in SPI mode.

Note: At Bits DSDIE and DSDIE are reserved on the PIC16F73/76: always maintain these hits clear.

94h SSPSTAT SMP CKE D/Ā P S R/W UA BF Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76; always maintain these bits clear.


## 9.3 SSP I<sup>2</sup>C Operation

The SSP module in I<sup>2</sup>C mode, fully implements all slave functions, except general call support, and provides interrupts on START and STOP bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

The SSP module functions are enabled by setting SSP enable bit SSPEN (SSPCON<5>).

FIGURE 9-5: SSP BLOCK DIAGRAM (I<sup>2</sup>C MODE)



The SSP module has registers for I<sup>2</sup>C operation. These are the:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I<sup>2</sup>C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I<sup>2</sup>C modes to be selected:

- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address), with START and STOP bit interrupts enabled to support Firmware Master mode
- I<sup>2</sup>C Slave mode (10-bit address), with START and STOP bit interrupts enabled to support Firmware Master mode
- I<sup>2</sup>C START and STOP bit interrupts enabled to support Firmware Master mode, with is IDLE

Selection of any I<sup>2</sup>C mode with the SSPEN bit set, forces the SCL and SDA pirs to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC has Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I<sup>2</sup>C module.

Additional information on SSP I<sup>2</sup>C operation can be found in the ClCmicro™ Mid-Range MCU Family Reference Manual (DS33023A).

## 9.3 SLAVE MODE

Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this  $\overline{ACK}$  pulse. They include (either or both):

- The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 9-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirements of the SSP module, are shown in timing parameter #100 and parameter #101.

## 9.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave (Figure 9-7). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit  $R/\overline{W}$  (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows, with steps 7 - 9 for slave-transmitter:

- Receive first (high) byte of address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Receive second (low) byte of address (bits SSPIF, BF, and UA are set).
- Update the SSPADD register with the first (high) byte of address, if match releases 300 ine, this will clear bit UA.
- Read the SSPBUF register (lears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated START condition.
- Receive first (high) byte of address (bits SSPIF and BF are set).
- Read the SSP register (clears bit BF) and clear flag bit SPIF.

TABLE 9-2: DATA TRANSFER RECEIVED BYTE ACTIONS

Status Bits as Data Transfer is Received		SSPSR → SSPEUR	Generate ACK Pulse	Set bit SSPIF (SSP Interrupt occurs
BF	SSPOV		ruise	if enabled)
0	0	, Yes	Yes	Yes
1	0	4-No	No	Yes
1	1	No No	No	Yes
0 1		No No	No	Yes

Note: Shaded cells storthe conditions where the user software did not properly clear the overflow condition.


9.3.1.2 Recep

When the R/ $\overline{W}$  by of the address byte is clear and an address match occurs, the R/ $\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address <u>byte</u> overflow condition exists, then no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON<6>) is set. This is an error condition due to the user's firmware.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

## FIGURE 9-6: I<sup>2</sup>C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)




### 9.3.1.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then, pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time Figure 9-7).

An SSP interrupt s generated for each data transfer byte. Flag bit SSNI must be cleared in software, and the SSPSTA, register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the nint stock pulse.

As a lave-transmitter, the  $\overline{ACK}$  pulse from the master-teactiver is latched on the rising edge of the ninth SCL about pulse. If the SDA line was high (not  $\overline{ACK}$ ), then the data transfer is complete. When the  $\overline{ACK}$  is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the START bit. If the SDA line was low ( $\overline{ACK}$ ), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP.

## FIGURE 9-7: I<sup>2</sup>C WAYEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



## 9.3.2 MASTER MODE

Master mode of operation is supported in firmware using interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I<sup>2</sup>C bus may be taken when the P bit is set, or the bus is IDLE and both the S and P bits are clear.

In Master mode, the SCL and SDA lines are manipulated by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I<sup>2</sup>C module.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt will occur if enabled):

- START condition
- STOP condition
- · Data transfer byte transmitted/received

Master mode of operation can be done with either the Slave mode IDLE (SSPM3:SSPM0 = 1011), or with the Slave active. When both Master and Slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

## 9.3.3 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions, allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I<sup>2</sup>C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is IDLE and both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master operation, the SDA line must be monitored to see if the signal level is the proceed output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<46>). There are two stages where this arbitration can be lost, these are:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If a tritration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated if arbitration was lost during the data transfer stage, the device will need to retransfer the data at a later time.

TABLE 9-3: REGISTERS ASSOCIATED WITH I<sup>2</sup>C OPERATION

Address	Name	Bit 7	Se A	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	SK	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
13h	SSREWF	Synchrono	us Serial	Port Rece	eive Buff	er/Transn	nit Regist	er		xxxx xxxx	uuuu uuuu
93h	SSPADD	Synchrono	us Serial	Port (I <sup>2</sup> C	mode) A	ddress R	egister			0000 0000	0000 0000
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP <sup>(2)</sup>	CKE <sup>(2)</sup>	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000
87h	TRISC	PORTC Da	PORTC Data Direction Register								1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by SSP module in I<sup>2</sup>C mode.

Note 1: PSPIF and PSPIE are reserved on the PIC16F73/76; always maintain these bits clear.

2: Maintain these bits clear in I<sup>2</sup>C mode.

## UNIVERSAL SYNCHRONOUS 10.0 **ASYNCHRONOUS RECEIVER** TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bit SPEN (RCSTA<7>) and bits TRISC<7:6> have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

## REGISTER 10-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (AID)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/V -0	R-1	R/W-0
CSRC	TX9	TXEN	SYNC	_	₹R SH	TRMT	TX9D
bit 7					<b>(</b> -		bit 0

bit 7 CSRC: Clock Source Select bit

Asynchronous mode:

Don't care

Synchronous mode:

- 1 = Master mode (clock generated inter
- 0 = Slave mode (clock from external source)
- TX9: 9-bit Transmit Enable bit bit 6
  - 1 = Selects 9-bit transmission
  - 0 = Selects 8-bit transmission
- TXEN: Transmit Enab bit 5
  - 1 = Transmit enable
  - 0 = Transmit disable

SREWEREN overrides TXEN in Sync mode. Note:

- bit 4 SYNC: USART Mode Select bit
  - 1 = Synthronous mode 0 = Asynthronous mode
- bit 3 miniplemented: Read as '0'
- KGH: High Baud Rate Select bit bit 2

Ásynchronous mode:

- 1 = High speed
- 0 = Low speed

Synchronous mode:

Unused in this mode

bit 1 **TRMT**: Transmit Shift Register Status bit

1 = TSR empty

0 = TSR full

bit 0 TX9D: 9th bit of Transmit Data

Can be parity bit

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### **REGISTER 10-2:** RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D
bit 7							bit 0

bit 7 SPEN: Serial Port Enable bit

1 = Serial port enabled (configures RC7/RX/DT and RC6/TX/CK pins as serial port pins)

0 = Serial port disabled

bit 6 RX9: 9-bit Receive Enable bit

1 = Selects 9-bit reception

0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

Asynchronous mode:

Don't care

Synchronous mode - Master:

1 = Enables single receive

0 = Disables single receive

WW.ENROO.COM This bit is cleared after reception is complete.

Synchronous mode - Slave:

Don't care

bit 4 CREN: Continuous Receive Enable bit

Asynchronous mode:

1 = Enables continuous receive

0 = Disables continuous receive

Synchronous mode:

1 = Enables continuous receive untilenable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 Unimplemented: Read as

FERR: Framing Error bi bit 2

> 1 = Framing error (can dated by reading RCREG register and receive next valid byte)

0 = No framing error

bit 1 **OERR**: Overrun Em

1 = Overrun excertain be cleared by clearing bit CREN)

RX9D: 9th bit of Received Data bit 0

Can be parity bit (parity to be calculated by firmware)

Readable bit W = Writable bit U = Unimplemented bit, read as '0'

= Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

# 10.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 10-1 shows the formula for computation of the baud rate for different USART modes which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 10-1. From this, the error in baud rate can be determined.

It may be advantageous to use the high baud rate (BRGH = 1), even for slower baud clocks. This is because the Fosc/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

## 10.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 10-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)		SRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))		Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	X	N/A

X = value in SPBRG (0 to 255)

TABLE 10-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
98h	TXSTA	CSRC	TX9	TXEM	<b>GYNC</b>	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SKEN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
99h	SPBRG	Baud Ra	ud Rate Generator Register						0000 0000	0000 0000	

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

TABLE 10-3: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

		Fosc = 20 M	Hz		Fosc = 16 M	Hz	Fosc = 10 MHz		
BAUD RATE	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)
1200	1,221	1.73%	255	1,202	0.16%	207	1,202	0.16%	129
2400	2,404	0.16%	129	2,404	0.16%	103	2,404	0.16%	64
9600	9,470	-1.36%	32	9,615	0.16%	25	9,766	1.73%	15
19,200	19,531	1.73%	15	19,231	0.16%	12	19,531	1.73%	7
38,400	39,063	1.73%	7	35,714	-6.99%	6	39,063	1.73%	3
57,600	62,500	8.51%	4	62,500	8.51%	3	52,083	-9.58%	2
76,800	78,125	1.73%	3	83,333	8.51%	2	78,125	1.73%	1
96,000	104,167	8.51%	2	83,333	-13.19%	2	78,125	-18.62%	1
115,200	104,167	-9.58%	2	125,000	8.51%	1	78,125	-32.18%	1
250,000	312,500	25.00%	0	250,000	0.00%	0	156,250	-37.50%	0

		Fosc = 4 MH	-lz		Fosc = 3.6864	MHz	Fosc = 355 9545 MHz			
BAUD RATE	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUI	% ERROR	SPBRG VALUE (DECIMAL)	
300	300	0.16%	207	300	0.00%	191	3.1	0.23%	185	
1200	1,202	0.16%	51	1,200	0.00%	47	1,190	-0.83%	46	
2400	2,404	0.16%	25	2,400	0.00%	23	2,432	1.32%	22	
9600	8,929	-6.99%	6	9,600	0.00%	5	9,322	-2.90%	5	
19,200	20,833	8.51%	2	19,200	0.00%		18,643	-2.90%	2	
38,400	31,250	-18.62%	1	28,800	-25.00%		27,965	-27.17%	1	
57,600	62,500	8.51%	0	57,600	0.00%	0	55,930	-2.90%	0	
76,800	62,500	-18.62%	0	_	- <	<b>&gt;</b> –	_	_	_	

# TABLE 10-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

		Fosc = 20 MI	Hz	. 11	Fosc = 16 M	Hz	Fosc = 10 MHz			
BAUD RATE	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	PAND	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	
2400	_	_	- <b>X</b>		_	_	2,441	1.73%	255	
9600	9,615	0.16%	129	9,615	0.16%	103	9,615	0.16%	64	
19,200	19,231	0.16%	<b>√</b> € <b>′</b> ^`	19,231	0.16%	51	18,939	-1.36%	32	
38,400	37,879	-1.36%	<b>472</b> 3€	38,462	0.16%	25	39,063	1.73%	15	
57,600	56,818	-1.36%	21	58,824	2.12%	16	56,818	-1.36%	10	
76,800	78,125	1.73%	15	76,923	0.16%	12	78,125	1.73%	7	
96,000	96,154	0.16%	12	100,000	4.17%	9	89,286	-6.99%	6	
115,200	113,636	<b>186</b> %	10	111,111	-3.55%	8	125,000	8.51%	4	
250,000	250,000	0.00%	4	250,000	0.00%	3	208,333	-16.67%	2	
300,000	312,500	4.17%	3	333,333	11.11%	2	312,500	4.17%	1	

BALID	-:(木	Fosc = 4 MH	lz	F	osc = 3.6864	MHz	Fosc = 3.579545 MHz			
BAUD RATE (K)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	BAUD	% ERROR	SPBRG VALUE (DECIMAL)	
1200	1,202	0.16%	207	1,200	0.00%	191	1,203	0.23%	185	
2400	2,404	0.16%	103	2,400	0.00%	95	2,406	0.23%	92	
9600	9,615	0.16%	25	9,600	0.00%	23	9,727	1.32%	22	
19,200	19,231	0.16%	12	19,200	0.00%	11	18,643	-2.90%	11	
38,400	35,714	-6.99%	6	38,400	0.00%	5	37,287	-2.90%	5	
57,600	62,500	8.51%	3	57,600	0.00%	3	55,930	-2.90%	3	
76,800	83,333	8.51%	2	76,800	0.00%	2	74,574	-2.90%	2	
96,000	83,333	-13.19%	2	115,200	20.00%	1	111,861	16.52%	1	
115,200	125,000	8.51%	1	115,200	0.00%	1	111,861	-2.90%	1	
250,000	250,000	0.00%	0	230,400	-7.84%	0	223,722	-10.51%	0	

## 10.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-to-zero (NRZ) format (one START bit, eight or nine data bits, and one STOP bit). The most common data format is 8-bits. An on-chip, dedicated, 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- · Asynchronous Transmitter
- · Asynchronous Receiver

# 10.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 10-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREQ. The TXREG register is loaded with data by firmware. The TSR register is not loaded until the STOP in as been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register, the TXREG register is empty. The instruction cycle later, flag bit TXIF (PIR1<4>) and flag bit TRMT (TXSTA<1>)


are set. The TXIF interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit, which is set one instruction cycle after the TSR register becomes empty, and is cleared one instruction cycle after the TSR register is loaded. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- **Note 1:** The TSR register is not mapped in data memory, so it is not will able to the user.
  - 2: Flag bit TXIF is set when enable bit TXEN is set. TXIF is pared by loading TXREG.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The conditional transmission will not occur until the TXREG region reas been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 10-2). The transmission can also be started by first loader, the TXREG register and then setting enable bit T. Elv. Normally, when transmission is first started, the TXREG register is empty. At that point, transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 10-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result, the RC6/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.

## FIGURE 10-1: VUSART TRANSMIT BLOCK DIAGRAM




# PIC16F7X

Steps to follow when setting up an Asynchronous Transmission:


- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 10.1).
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- If 9-bit transmission is desired, then set transmit bit TX9.

- Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Load data to the TXREG register (starts transmission).
- 8. If using interrupts, ensure that GIE and PEIE in the INTCON register are set.

## FIGURE 10-2: ASYNCHRONOUS MASTER TRANSMISSION



## FIGURE 10-3: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)



## TABLE 10-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 0002	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	x00-000x
19h	TXREG	USART Tra	ansmit Re	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	99h SPBRG Baud Rate Generator Register										0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76; always maintain these bits clear.

## 10.2.2 USART ASYNCHRONOUS RECEIVER


The receiver block diagram is shown in Figure 10-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate, or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).


The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/ disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a two deep FIFO). It

is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG register is still full, the overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited and no further data will be received, therefore, it is essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set a STOP bit is detected as clear. Bit FERR and the ith receive bit are buffered the same way as the led ive data. Reading the RCREG will load bits RX9D and FERR with new values, therefore, it is essential for the user to read the RCSTA register before exding RCREG register, in order not to lose the cld ERR and RX9D information.

#### FIGURE 10-4: USART RECEIVE BLOCK DIAGRAM



#### FIGURE 10-5: ASYNCHRONOUS RECEPTION



Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 10.1).
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.

- Flag bit RCIF will be set when reception is complete and an internet will be generated if enable bit RCIE is set.
- Read the RC5TA register to get the ninth bit (if enabled) and determine if any error occurred during a ception.
- Reacythe 8-bit received data by reading the CrxEG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- If using interrupts, ensure that GIE and PEIE in the INTCON register are set.

### TABLE 10-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bix5)	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE		TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIE(**	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART R	eceive Re	gister						0000 0000	0000 0000
8Ch	PIE1_X	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	CSRC TX9 TXEN SYNC — BRGH TRMT TX9D						TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	e Generato	r Register	•	0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76 devices; always maintain these bits clear.

## 10.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

## 10.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 10-1. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (XSTA<1>) shows the status of the TSR register TRMT is a read only bit, which is set when the TSR is empty. No interrupt logic is tied to this bit, so the beer has to poll this bit in order to determine if the R register is empty. The TSR is not mapped in the among, so it is not exclictly to the upon available to the user.

Transmission is epabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the CK line. Data out is stable around the falling edge of the synchronous clock (Figure 10-6). The transmission can also be started by first loading the TXREG register and then setting bit TXEN (Figure 10-7). This is advantageous when slow baud rates are selected, since the BRG is kept in RESET when bits TXEN, CREN and SREN are clear. Setting enable bit TXEN will start the BRG, creating a shift clock immediately. Normally, when transmission is first started, the TSR register is empty, so a transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The DT and CK pins will revert to himpedance. If either bit CREN or bit SREN is set during a transmission, the transmission is aborted and the DT pin reverts to a hi-impedance state (for a reception). The CK pin will remain an output if bit CSRC is set (internal clock). The transmitter logic, however, is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear bit TXEN. If bit SREN is set (to interrupt an on-going transmission and receive a single word), then after the single word is received, bit SREN will be cleared and the serial port will revert back to transmitting, since bit TXEN is still set. The DT line will immediate a switch from Himpedance Receive mode to transmit and start driving. To avoid this, bit TXEN should be cleared.

In order to select 9 bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to bit TX 9 D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG can result in an immediate transfer of the data to the TSR register of the TSR is empty). If the TSR was empty and the TXREG was written before writing the "new" TX9D, the Dresent" value of bit TX9D is loaded.

eps to follow when setting up a Synchronous Master ransmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 10.1).
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that GIE and PEIE in the INTCON register are set.

FIGURE 10-6: SYNCHRONOUS TRANSMISSION




FIGURE 10-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)




TABLE 10-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tr	ansmit R	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	TX9D	0000 -010	0000 -010				
99h	SPBRG	Baud Rate	Generat	or Registe		0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76 devices; always maintain these bits clear.


## 10.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>), or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/ disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit, which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register (i.e., it is a two deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set The ninth receive bit is buffered the same way as the receive data. Reading the RCREG register will load bit RX9D with a new value, therefore, it is essential for the user to read the RCSTA register before reading RCREG, in order not to lose the old RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 10.1).
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, he set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- Interrupt flag bit Rely will be set when reception is complete and aconterrupt will be generated if enable bit Rely was set.
- 8. Read the NCSTA register to get the ninth bit (if enabled, and determine if any error occurred during reception.
- 9. Peal the 8-bit received data by reading the CREG register.
- If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that GIE and PEIE in the INTCON register are set.

FIGURE 10-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



#### TABLE 10-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART R	eceive Re	gister				•		0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	CSRC TX9 TXEN SYNC — BRGH TRMT TX9D							0000 -010	0000 -010
99h	SPBRG	Baud Rate	aud Rate Generator Register								2000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76 devices; always maintain these bits clear.

#### 10.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode, in that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

## 10.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical except in the case of the SLEEP mode.

If two words are written to the TXREG and ther SLEEP instruction is executed, the following will be

- a) The first word will immediately transfer to the TSR register and transmit when the master device drives the CK line.
- b) The second word will remain in REG register.
- c) Flag bit TXIF will not be set
- d) When the first word has open shifted out of TSR, the TXREG register with transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit XP is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Follow these steps when sating up a Synchronous Slave Transmission:

- Enable the synck of our slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- Clear bis CREN and SREN.
- 3. If int rropts are desired, then set enable bit
- 4. 13-bit transmission is desired, then set bit TX9.
- Enable the transmission by setting enable bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE in the INTCON register are set.

TABLE 10-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tr	ansmit R	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	RC TX9 TXEN SYNC — BRGH TRMT TX9D							0000 -010	0000 -010
99h	SPBRG	Baud Rate	e Generat		0000 0000	0000 0000					

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave tran mission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76 devices; always maintain these bits

## 10.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode. Bit SREN is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt enabled, the program will branch to the interrupt vector (0004h).

Follow these steps then setting up a Synchronous Slave Reception:

- Enable the pachronous master serial port by setting sits SYNC and SPEN and clearing bit CSRC.
- 2. If arrupts are desired, set enable bit RCIE.
- 3. 19-bit reception is desired, set bit RX9.
- To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that GIE and PEIE in the INTCON register are set.

### TABLE 10-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	wame	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on: DR, DR	Valu all o RES	ther
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	0000	000x
1Ah	RCREG	USART R	eceive R	egister						0000	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
98h	TXSTA	CSRC	SRC TX9 TXEN SYNC — BRGH TRMT TXS								-010	0000	-010
99h	SPBRG	Baud Rate	aud Rate Generator Register									0000	0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F73/76 devices, always maintain these bits clear.

## 11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The 8-bit analog-to-digital (A/D) converter module has five inputs for the PIC16F73/76 and eight for the PIC16F74/77.

The A/D allows conversion of an analog input signal to a corresponding 8-bit digital number. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltage is software selectable to either the device's positive supply voltage (VDD), or the voltage level on the RA3/AN3/VREF pin.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The A/D module has three registers. These registers are:

- A/D Result Register ((ADRES)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 ((ADCON1)

The ADCON0 register, shown in Register 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 11-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference), or as digital I/O.

Additional information on using the A/D module can be found in the PICmicro™ Mid-Range WCU Family Reference Manual (DS33023) and in Application Note, AN546 (DS00546).

#### REGISTER 11-1: ADCON0 REGISTER (ADDRESS 1Fh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CK 20	GO/DONE	_	ADON
hit 7							hit 0

bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits

00 = Fosc/2

01 = Fosc/8

10 = Fosc/32

11 = FRC (clock derived from the internal A/D module RC oscillator)

bit 5-3 CHS2:CHS0: Analog Channel Select bits

000 = Channel 0 (RAG 4N0

001 = Channel 1 (BANAN1)

010 = Channel 2 (**R** 2/AN2)

011 = Channel (31RA3/AN3)

100 = Channel 4 (RA5/AN4)

101 = Charger 5 (RE0/AN5)(1)

110 = (Fannel 6 (RE1/AN6)(1)

11**1 Ç**hannel 7 (RE2/AN7)<sup>(1)</sup>

bit 2 CONDONE: A/D Conversion Status bit

**X** ADON = 1:

= A/D conversion in progress (setting this bit starts the A/D conversion)

 0 = A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete)

Unimplemented: Read as '0'

bit 0 **ADON**: A/D On bit

1 = A/D converter module is operating

0 = A/D converter module is shut-off and consumes no operating current

Note 1: A/D channels 5, 6 and 7 are implemented on the PIC16F74/77 only.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### REGISTER 11-2: ADCON1 REGISTER (ADDRESS 9Fh)

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	_	_	_	_	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7-3 Unimplemented: Read as '0'

bit 2-0 PCFG2:PCFG0: A/D Port Configuration Control bits

PCFG2:PCFG0	RA0	RA1	RA2	RA5	RA3	RE0 <sup>(1)</sup>	RE1 <sup>(1)</sup>	RE2 <sup>(1)</sup>	VREF
000	Α	Α	Α	Α	Α	Α	Α	Α	Vdd
001	Α	Α	Α	Α	VREF	Α	Α	Α	RA3
010	Α	Α	Α	Α	Α	D	D	9	Vdd
011	Α	Α	Α	Α	VREF	D	D		RA3
100	Α	Α	D	D	Α	D		D	Vdd
101	Α	Α	D	D	VREF	D	D	D	RA3
11x	D	D	D	D	D	D	Ob.	D	VDD

A = Analog input D = Digital I/O

Note 1: RE0, RE1 and RE2 are implemented on the RIC16F74/77 only.

Legend:

R = Readable bit W = Writable b U = Unimplemented bit, read as '0'

- n = Value at POR reset '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

The following steps should be followed for doing an A/D conversion:


- 1. Configure the A/D module:
  - Configure analog pins, voltage reference, and digital I/O (ADCON1)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)
- 2. Configure the A/D interrupt (if desired):
  - Clear ADIF bit
  - · Set ADIE bit
  - Set PEIE bit
  - · Set GIE bit
- 3. Select an A/D input channel (ADCON0).

- Wait for at least an appropriate acquisition period.
- 5. Start conversion:
  - Set GO/DONE bit (ADCON0)
- Wait for the A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared (interrupts disabled)

#### OR

- Waiting for the A/D interrupt
- 7. Read A/D result register (ADRES), and clear bit ADIF if required.
- 8. For next conversion, go to see or step 4, as required.





#### 11.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 11-2. The source impedance affects the offset voltage at the analog input (due to pin leakage current).

The maximum recommended impedance for analog sources is  $10 \text{ k}\Omega$ . After the analog input channel is selected (changed), the acquisition period must pass before the conversion can be started.

To calculate the minimum acquisition time, TACQ, see the PICmicro<sup>TM</sup> Mid-Range MCU Family Reference Manual (DS33023). In general, however, given a maximum source impedance of 10 k $\Omega$  and at a temperature of 100°C, TACQ will be no more than 16 µsec.




TABLE 11-1: TAD VS. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (C))

AD Chack Sou	AD Clark Source (TAD)						
Operation	ADCS1:ADCS0	Max.					
2Tosc	0.0	1.25 MHz					
8Tosc	01	5 MHz					
327080	10	20 MHz					
R(1,1,3)	11	(Note 1)					

- **Note 1:** The RC source has a typical TAD time of 4  $\mu$ s but can vary between 2-6  $\mu$ s.
  - When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for SLEEP operation.
  - 3: For extended voltage devices (LC), please refer to the Electrical Specifications section.

## 11.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.0 TAD per 8-bit conversion. The source of the A/D conversion clock is software selectable. The four possible options for TAD are:

- 2 Tosc (Fosc/2)
- 8 Tosc (Fosc/8)
- 32 Tosc (Fosc/32)
- Internal RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time as small as possible, but no less than 1.6  $\mu$ s.

#### 11.3 Configuring Analog Port Pins

The ADCON1, TRISA and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the converted.

2: Analog levels on any pin that is ceined as a digital input, but not as an analog input, may cause the digital input buffer to consume current that is put of the device's specification.

### 11.4 A/D Conversions

sion accuracy.

Note: The GOODNE bit should NOT be set in the same instruction that turns on the A/D.

Setting the IOO/DONE bit begins an A/D conversion. When the conversion completes, the 8-bit result is placed in the ADRES register, the GO/DONE bit is cleared, and the ADIF flag (PIR<6>) is set.

If both the A/D interrupt bit ADIE (PIE1<6>) and the peripheral interrupt enable bit PEIE (INTCON<6>) are set, the device will wake from SLEEP whenever ADIF is set by hardware. In addition, an interrupt will also occur if the global interrupt bit GIE (INTCON<7>) is set.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRES register will NOT be changed, and the ADIF flag will not be set.

After the GO/DONE bit is cleared at either the end of a conversion, or by firmware, another conversion can be initiated by setting the GO/DONE bit. Users must still take into account the appropriate acquisition time for the application.

#### 11.5 A/D Operation During SLEEP

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = '11'). When the RC slock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, when eliminates all digital switching noise from the top version. When the conversion is completed, the TO/DONE bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is the alled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the A/D module will then contained off, although the ADON bit will remain ce.

When the A/D clock source is another clock option (not RCL a SLEEP instruction will cause the present converge on to be aborted and the A/D module to be turned off, hough the ADON bit will remain set.

 Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

#### 11.6 Effects of a RESET

A device RESET forces all registers to their RESET state. The A/D module is disabled and any conversion in progress is aborted. All A/D input pins are configured as analog inputs.

The ADRES register will contain unknown data after a Power-on Reset.

#### 11.7 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period

with minimal software overhead (moving the ADRES to the desired location). The appropriate analog input channel must be selected and an appropriate acquisition time should pass before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

TABLE 11-2: SUMMARY OF A/D REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on PO',	Value on all other RESETS
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	2000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMF UF	0000 0000	0000 0000
0Dh	PIR2	_	_	_		_		- (	C 1−ZIF	0	0
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMP2L	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	_	_	_	_	_	_	V	CCP2IE	0	0
1Eh	ADRES	A/D Resu	ılt Registe	er				7.		xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DO, E	_	ADON	0000 00-0	0000 00-0
9Fh	ADCON1	_	_	_	_	_	PCF 2	PCFG1	PCFG0	000	000
05h	PORTA	1	1	RA5	RA4	RA3	'A2	RA1	RA0	0x 0000	0u 0000
85h	TRISA	1	1	PORTA [	Data Directio	n Regist	er			11 1111	11 1111
09h	PORTE <sup>(2)</sup>	_	_	_		<b>☆</b> '	RE2	RE1	RE0	xxx	uuu
89h	TRISE <sup>(2)</sup>	IBF	OBF	IBOV	PSPMODE	<u> </u>	PORTE Da	ta Directio	n Bits	0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: Bits PSPIE and PSPIF are reserved on the Pt 16F73/76; always maintain these bits clear.
2: These registers are reserved on the Pt 16F73/76.

2: These registers are reserved on the Proof of the Proof

## 12.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · Oscillator Selection
- RESET
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code Protection
- · ID Locations
- · In-Circuit Serial Programming

These devices have a Watchdog Timer, which can be enabled or disabled, using a configuration bit. It runs off its own RC oscillator for added reliability.

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in RESET while the power supply stabilizes, and is enabled or disabled, using a configuration of With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up, or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. Configuration bits are used to select the desired oscillator mode.

Additional information on special features is available in the PICmicro<sup>™</sup> Mid-Range Reference Manual (DS33023).

#### 12.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. Test bits are mapped in program memory location (2)07h.

The user will note that address 2007h is beyond the user program country space, which can be accessed only during programming.

#### CONFIGURATION WORD (ADDRESS 2007h)<sup>(1)</sup> REGISTER 12-1:

ι	J-0	U-0	U-0	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
	_	_		_	_	_	1	BOREN	1	CP0	PWRTEN	WDTEN	FOSC1	FOSC0
bit	:13													bit0

bit 13-7 Unimplemented: Read as '1'

BOREN: Brown-out Reset Enable bit bit 6

> 1 = BOR enabled 0 = BOR disabled

bit 5 Unimplemented: Read as '1'

CP0: FLASH Program Memory Code Protection bit bit 4

1 = Code protection off

0 = All memory locations code protected

bit 3 **PWRTEN**: Power-up Timer Enable bit

> 1 = PWRT disabled 0 = PWRT enabled

bit 2 WDTEN: Watchdog Timer Enable bit

> 1 = WDT enabled 0 = WDT disabled

FOSC1:FOSC0: Oscillator Selection bits bit 1-0

> 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

WWW.ENROO.COM Note 1: The erased (unprogrammed) of the configuration word is 3FFFh.

Legend:

P = Programn R = Readable bit

- n = Value when device is unprogramme

U = Unimplemented bit, read as '0'

u = Unchanged from programmed state

#### 12.2 Oscillator Configurations

#### 12.2.1 OSCILLATOR TYPES

The PIC16F7X can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

LP Low Power CrystalXT Crystal/Resonator


HS High Speed Crystal/Resonator

RC Resistor/Capacitor

## 12.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 12-1). The PIC16F7X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in HS mode, the device can accept an external clock source to drive the OSC1/CLKIN pin (Figure 12-2). See Figure 15-1 or Figure 15-2 (depending on the part number and VDD range) for valid external clock frequencies.

FIGURE 12-1: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP



# FIGURE 12-2: EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




TABLE 12-1: CERAMIC RESONATORS
(FOR DESIGN GUIDANCE

7	Typical Capacitor Values Used:											
Mode	per	OSC1	OSC2									
XT 🛕	₁55 kHz	56 pF	56 pF									
. 13	2.0 MHz	47 pF	47 pF									
10.	4.0 MHz	33 pF	33 pF									
HS	8.0 MHz	27 pF	27 pF									
<b>3</b>	16.0 MHz	22 pF	22 pF									

#### Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes at the bottom of page 92 for additional information.

Resonators Used:						
455 kHz Panasonic EFO-A455K04B						
2.0 MHz	Murata Erie CSA2.00MG					
4.0 MHz	Murata Erie CSA4.00MG					
8.0 MHz	Murata Erie CSA8.00MT					
16.0 MHz	Murata Erie CSA16.00MX					

TABLE 12-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR (FOR DESIGN GUIDANCE ONLY)

Osc Type	Crystal Freq	Typical Capacitor Value Tested:			
	1164	C1	C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	200 kHz	56 pF	56 pF		
	1 MHz	15 pF	15 pF		
	4 MHz	15 pF	15 pF		
HS	4 MHz	15 pF	15 pF		
	8 MHz	15 pF	15 pF		
	20 MHz	15 pF	15 pF		

#### Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.


	Crystals Used:
32 kHz	Epson C-001R32.768K-A
200 kHz	STD XTL 200.000KHz
1 MHz	ECS ECS-10-13-1
4 MHz	ECS ECS-40-20-1X
8 MHz	EPSON CA-301 8.400M-C
20 MHz	EPSON CA-30 (20 000M-C

- Note 1: Higher capacitative increases the stability of oscillator out also increases the start-up time.
  - 2: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - **3:** Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
  - **4:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

#### 12.2.3 RC OSCILLATOR

For timing insensitive applications, the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 12-3 shows how the FC combination is connected to the PIC16F7X.

FIGURE 12-3: RC OSCILLATOR MODE



#### 12.3 RESET


The PIC16F7X differentiates between various kinds of RESET:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during SLEEP
- WDT Reset (during normal operation)
- WDT Wake-up (during SLEEP)
- Brown-out Reset (BOR)

Some registers are not affected in any RESET condition. Their status is unknown on POR and unchanged in any other RESET. Most other registers are reset to a "RESET state" on Power-on Reset (POR), on the MCLR and WDT Reset, on MCLR Reset during SLEEP, and Brown-out Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different RESET situations, as indicated in Table 12-4. These bits are used in software to determine the nature of the RESET. See Table 12-6 for a full description of RESET states of all registers.

A simplified block diagram of the on RESET circuit is shown in Figure 12-4.

**FIGURE 12-4:** 




#### 12.4 MCLR

PIC16F7X devices have a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

 $\underline{\text{It should}}$  be noted that a WDT Reset does not drive  $\underline{\text{MCLR}}$  pin low.

The behavior of the ESD protection on the MCLR pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 12-5, is suggested.

FIGURE 12-5: RECOMMENDED MCLR
CIRCUIT



#### 12.5 Power-on Reset (POR)

A Power-on Reset pulse is generated on-charmen VDD rise is detected (in the range of 1.2V 1.7V). To take advantage of the POR, tie the MCLR part to VDD as described in Section 12.4. A maximum isset time for VDD is specified. See the Electrical Specifications for details.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperatore,...) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met. For additional information, refer to Application Note, AN607, "Power-up Trouble Shooting" (DS00607).

#### 12.6 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up only from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/ disable the PWRT.

The power-up time delay will vary from chip to chip, due to VDD, temperature and process variation. See DC parameters for details (TPWRT, parameter #33).

#### 12.7 Oscillator Start-up Timer ST)

The Oscillator Start-up Timer (OST) proviles 1024 oscillator cycles (from OSC1 input) delay after the PWRT delay is over (if enabled). This telps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is included only for XT, LP and HS modes and only on Fower-on Reset, or wake-up from SLEEP.

#### 12.8 Brown-out Reset (BOR)

The configuration bit, BODEN, can enable or disable the Breyn-out Reset circuit. If VDD falls below VBOR (parameter #35, about 4V) for longer than TBOR (parameter #35, about 100  $\mu$ S), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a RESET may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer then keeps the device in RESET for TPWRT (parameter #33, about 72 mS). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR, with the Power-up Timer Reset. The Power-up Timer is always enabled when the Brown-out Reset circuit is enabled, regardless of the state of the PWRT configuration bit.

#### 12.9 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR Reset occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of RESET.

If MCLR is kept low long enough, all delays will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F7X device operating in parallel.

Table 12-5 shows the RESET conditions for the STATUS, PCON and PC registers, while Table 12-6 shows the RESET conditions for all the registers.

## 12.10 Power Control/Status Register (PCON)

The Power Control/Status Register, PCON, has two bits to indicate the type of RESET that last occurred.

Bit0 is Brown-out Reset Status bit,  $\overline{\text{BOR}}$ . Bit  $\overline{\text{BOR}}$  is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see

if bit  $\overline{\mathsf{BOR}}$  cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the  $\overline{\mathsf{BOR}}$  bit is unpredictable.

Bit1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 12-3: TIME-OUT IN VARIOUS SITUATIONS

Occillator Configuration	Power-	-up	Drawn aut	Wake-up from		
Oscillator Configuration	PWRTE = 0	PWRTE = 1	Brown-out	SLEEP		
XT, HS, LP	72 ms + 1024 Tosc	1024 Tosc	72 ms + 1024 Tosc	1024 Tosc		
RC	72 ms	_	72 ms	_		

TABLE 12-4: STATUS BITS AND THEIR SIGNIFICANCE

POR (PCON<1>)	BOR (PCON<0>)	TO (STATUS<4>)	PD (STATUS<3>)	Significance
0	Х	1	1	Power-co teset
0	Х	0	x	Illega D is set on POR
0	х	х	0	IPocal, PD is set on POR
1	0	1	1	Bown-out Reset
1	1	0	1	WDT Reset
1	1	0	200	WDT Wake-up
1	1	u	Ala	MCLR Reset during normal operation
1	1	1	<b>150</b> 0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

TABLE 12-5: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during Pormal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 1uuu	uu
WDT Wake up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 1uuu	u0
Interrupt wake-up from SLEEP	PC + 1 <sup>(1)</sup>	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

**Note 1:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 12-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register		Dev	ices		Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset	Wake-up via WDT or Interrupt
W	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	73	74	76	77	N/A	N/A	N/A
TMR0	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	73	74	76	77	0000h	0000h	PC + 1 <sup>(2)</sup>
STATUS	73	74	76	77	0001 1xxx	000q quuu <b>(3)</b>	uuuq quuu(3)
FSR	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	73	74	76	77	0x 0000	0u 0000	uu uuuu
PORTB	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuu
PORTC	73	74	76	77	xxxx xxxx	uuuu uuuu	wa u Luuuu
PORTD	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTE	73	74	76	77	xxx	uuu	uuu
PCLATH	73	74	76	77	0 0000	0 0000	u uuuu
INTCON	73	74	76	77	0000 000x	0000 000u	uuuu uuuu(1)
PIR1	73	74	76	77	r000 0000	r000 0000	ruuu uuuu(1)
	73	74	76	77	0000 0000	0000000	uuuu uuuu(1)
PIR2	73	74	76	77	0	0	(1)
TMR1L	73	74	76	77	xxxx xxxx	uu uuuu	uuuu uuuu
TMR1H	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	73	74	76	77	00 0000	uu uuuu	uu uuuu
TMR2	73	74	76	77	0000 0000	0000 0000	uuuu uuuu
T2CON	73	74	76	77	-000 0000	-000 0000	-uuu uuuu
SSPBUF	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPCON	73	74	76	77	0000	0000 0000	uuuu uuuu
CCPR1L	73	74	76	77	XXX XXXX	uuuu uuuu	uuuu uuuu
CCPR1H	73	74	76	77	XXXXX XXXX	uuuu uuuu	uuuu uuuu
CCP1CON	73	74	76	77	00 0000	00 0000	uu uuuu
RCSTA	73	74	76	<b>₹</b> 7X	7 0000 -00x	0000 -00x	uuuu -uuu
TXREG	73	74	76	77	0000 0000	0000 0000	uuuu uuuu
RCREG	73	74	<b>186</b> /-	77	0000 0000	0000 0000	uuuu uuuu
CCPR2L	73	74	<b>76</b>	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR2H	73	M	76	77	XXXX XXXX	uuuu uuuu	uuuu uuuu
CCP2CON	73/	Y#	76	77	0000 0000	0000 0000	uuuu uuuu
ADRES	123	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	<u>773</u>	74	76	77	0000 00-0	0000 00-0	uuuu uu-u
OPTION_REG	73	74	76	77	1111 1111	1111 1111	uuuu uuuu
TRISA	73	74	76	77	11 1111	11 1111	uu uuuu
TRISB	73	74	76	77	1111 1111	1111 1111	uuuu uuuu
TRISC	73	74	76	77	1111 1111	1111 1111	uuuu uuuu
TRISD	73	74	76	77	1111 1111	1111 1111	uuuu uuuu
TRISE	73	74	76	77	0000 -111	0000 -111	uuuu -uuu
PIE1	73	74	76	77	r000 0000	r000 0000	ruuu uuuu
	73	74	76	77	0000 0000	0000 0000	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition,

r = reserved, maintain clear

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

**3:** See Table 12-5 for RESET value for specific condition.

**TABLE 12-6:** INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)


Register	Devices				Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset	Wake-up via WDT or Interrupt
PIE2	73	74	76	77	0	0	u
PCON	73	74	76	77	qq	uu	uu
PR2	73	74	76	77	1111 1111	1111 1111	1111 1111
SSPSTAT	73	74	76	77	00 0000	00 0000	uu uuuu
SSPADD	73	74	76	77	0000 0000	0000 0000	uuuu uuuu
TXSTA	73	74	76	77	0000 -010	0000 -010	uuuu -uuu
SPBRG	73	74	76	77	0000 0000	0000 0000	uuuu uuuu
ADCON1	73	74	76	77	000	000	- <b>\</b> uuu
PMDATA	73	74	76	77	0 0000	0 0000	uuuu
PMADR	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
PMDATH	73	74	76	77	xxxx xxxx	uuuu uuuu	uuuu uuuu
PMADRH	73	74	76	77	xxxx xxxx	uuuu uuuu 🕥 🕻	uuuu uuuu
PMCON1	73	74	76	77	10	1 0	1u

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = yz 0 pepends on condition, r = reserved, maintain clear

- Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

  2: When the wake-up is due to an interrupt and the GIE bit is set, the PC s loaded with the interrupt vector (0004h).
  - 3: See Table 12-5 for RESET value for specific condition.

TIME-OUT SEQUENCE ON POW **FIGURE 12-6:** (MCLR TIED TO VDD THROUGH RC NETWORK)








FIGURE 12-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT NED TO VDD): CASE 2





FIGURE 12-9: SLOW, RISE TIME (MCLR TIED TO VDD THROUGH RC NETWORK)



#### 12.11 Interrupts

The PIC16F7X family has up to 12 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.


The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the Special Function Registers, PIR1 and PIR2. The corresponding interrupt enable bits are contained in Special Function Registers, PIE1 and PIE2, and the peripheral interrupt enable bit is contained in Special Function Register, INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Setuce Routine, the source(s) of the interrupt can be doft mined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before in-chabling interrupts to avoid recursive interrupts:

For external interrupt events, such as the INT pin or PORTB change in errupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when he interrupt event occurs, relative to the current Q cycle. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, teg incless of the status of their corresponding many it, PEIE bit, or the GIE bit.

#### FIGURE 12-10: INTERRUPT LOGIC



#### 12.11.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered, either rising, if bit INTEDG (OPTION\_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 12.14 for details on SLEEP mode.

#### 12.11.2 TMR0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set flag bit TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit TMR0IE (INTCON<5>). (Section 5.0)

#### 12.11.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>), see Section 4.2.

#### 12.12 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W, PCLATH and STA-TUS registers). This will have to be implemented in software, as shown in Example 12-1.

For the PIC16F73/74 devices, the register W\_TEMP must be defined in both banks 0 and 1 and must be defined at the same offset from the bank base address (i.e., If W\_TEMP is defined at 20h in bank 0, it must also be defined at A0h in bank 1.). The registers, PCLATH\_TEMP and STATUS\_TEMP, are only defined in bank 0.

Since the upper 16 bytes of each back are common in the PIC16F76/77 devices, temporary holding registers W\_TEMP, STATUS\_TEMP and PCLATH\_TEMP should be placed in here. These 16 locations don't require banking and, therefore, make it easier for context save and restors. The same code shown in Example 12-1 can be sed.

### EXAMPLE 12-1: SAVING STATUS, W, AND PCATH REGISTERS IN RAM

```
MOVWF
        W TEMP
                             ;Copy W to TEM
                                                  ister
                             ;Swap status to be saved into W ;bank 0, recordless of current bank, Clears IRP,RP1,RP0
        STATUS, W
SWAPF
CLRF
        STATUS
                              ;Save status to bank zero STATUS_TEMP register
MOVWF
        STATUS_TEMP
                                    required if using pages 1, 2 and/or 3
MOVF
        PCLATH, W
                              ;Only
                              ;Save CLATH into W
MOVWF
        PCLATH TEMP
CLRF
        PCLATH
                                          regardless of current page
:(ISR)
                                nsert user code here
        PCLATH TEM
MOVF
                              ;Restore PCLATH
MOVWF
        PCLATH
                             :Move W into PCLATH
SWAPF
                             ;Swap STATUS TEMP register into W
                             ; (sets bank to original state)
MOVWF
                             ; Move W into STATUS register
SWAPF
                             ;Swap W TEMP
SWAPF
                             ;Swap W_TEMP into W
```

#### 12.13 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction.


During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The TO bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

The WDT can be permanently disabled by clearing configuration bit, WDTE (Section 12.1).

WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT prescaler (actually a postscaler, but shared with the Timer0 prescaler) may be assigned using the OPTION\_REG register.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.
  - 2: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

#### FIGURE 12-11: WATCHDOG TIMER BLOCK DIAGRAM



### TABLE 12 SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	BODEN <sup>(1)</sup>	-	CP0	PWRTE <sup>(1)</sup>	WDTE	FOSC1	FOSC0
81h,181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Register 12-1 for operation of these bits.

#### 12.14 Power-down Mode (SLEEP)

Power-down mode is entered by executing a  ${\tt SLEEP}$  instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the  $\overline{PD}$  bit (STATUS<3>) is cleared, the  $\overline{TO}$  (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

#### 12.14.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin.
- Watchdog Timer wake-up (if WDT was enabled).
- Interrupt from INT pin, RB port change or a Peripheral Interrupt.

external MCLR Reset will cause a device RESET. All other events are considered a continuation of programe execution and cause a "wake-up". The TO and PO bits in the STATUS register can be used to determine the cause of device RESET. The PD bit, which e set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from SLEEP:

- PSP read or write 16F74/77 only).
- TMR1 interrupt Timer1 must be operating as an asynchronous counter.
- 3. CCP Capture mode interrupt.
- Special event trigger (Timer1 in Asynchronous mode, using an external clock).
- SSP (START/STOP) bit detect interrupt.
- SSP transmit or receive in Slave mode (SPI/I<sup>2</sup>C).
- 7. USART RX or TX (Synchronous Slave mode).
- A/D conversion (when A/D clock source is RC).

Other peripherals cannot generate interrupts, since during SLEEP, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs, regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.


#### 12.14.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled GI cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will no so-cleared, the TO bit will not be set and PD of will not be cleared.
- If the intercult occurs during or after the execution of a STEEP instruction, the device will immediately take-up from SLEEP. The SLEEP instruction will be completely executed before the take-up. Therefore, the WDT and WDT
- postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overline{PD}$  bit. If the  $\overline{PD}$  bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.



## 12.15 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

#### 12.16 ID Locations


Four memory locations (2000h - 2003h) are designated as ID locations, where the user can store checks un or other code identification numbers. These destrons are not accessible during normal execution, but are readable and writable during program/verify. It is recommended that only the 4 Least Significant bits of the ID location are used.

### 12.17 In-Circuit Seria Programming

PIC16F7X microconfectors can be serially programmed while in the end application circuit. This is simply done, with wo lines for clock and data and three other lines for cower, ground, and the programming voltage (see Figure 12-13 for an example). This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For germod information of serial programming, please refer to the In-Circuit Serial Programming (ICSP™) Guloc (DS30277). For specific details on programming commands and operations for the PIC16F7X devices, please refer to the latest version of the PIC16F7X FLASH Program Memory Programming Specification (DS30324).

FIGURE 12-13: TYPICAL IN-CIRCUIT
SERIAL PROGRAMMING
CONNECTION



#### 13.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories are presented in Figure 13-1, while the various opcode fields are summarized in Table 13-1.

Table 13-2 lists the instructions recognized by the MPASM<sup>™</sup> Assembler. A complete description of each instruction is also available in the PICmicro<sup>™</sup> Mid-Range Reference Manual (DS33023).

For **byte-oriented** instructions, '£' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents a eight- or eleven-bit constant or literal value

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 µs. At instructions are executed within a single instruction counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a Normal counter is changed.

Note: To maintain upward compatibility with future PIC16F7X products, do not use the DITION and TRIS instructions.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

## 13.1 READ-MODIFY-WRITE OPERATIONS


Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

For example, a "clrf PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared for pins configured as inputs and using the PORTB interrupt-on-change feature.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-b ( ) e register
k	Literal field, constant at or label
х	Don't care location (= 0 or 1).  The assembler value generate code with x = 0.  It is the recommended form of use for compatibility with all Microchip software tools.
d	Destina on select; $d = 0$ : store result in W, $d = 1$ store result in file register f. Of ault is $d = 1$ .
PC	ogram Counter
1	Time-out bit
1	Power-down bit

## FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



**TABLE 13-2:** PIC16F7X INSTRUCTION SET

Mnemonic,		Description			14-Bit (	Opcode	•	Status	Notes	
Oper	ands	Description		MSb			LSb	Affected	Notes	
	BYTE-ORIENTED FILE REGISTER OPERATIONS									
ADDWF	f, d	Add W and f	1	0.0	0111	dfff	ffff	C,DC,Z	1,2	
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2	
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2	
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z		
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2	
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2	
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff	_	1,2,3	
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2	
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff	<b>4</b> .	1,2,3	
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2	
MOVF	f, d	Move f	1	00	1000	dfff	fff	Z	1,2	
MOVWF	f	Move W to f	1	00	0000	lfff	ffff			
NOP	-	No Operation	1	00	0000	0xx <u>0</u>	0000			
RLF	f, d	Rotate Left f through Carry	1	00	1101	df ff	ffff	С	1,2	
RRF	f, d	Rotate Right f through Carry	1	00	1100	ofir	ffff	С	1,2	
SUBWF	f, d	Subtract W from f	1	00	001		ffff	C,DC,Z	1,2	
SWAPF	f, d	Swap nibbles in f	1	00	11.7	dfff	ffff		1,2	
XORWF	f, d	Exclusive OR W with f	1	00	120	dfff	ffff	Z	1,2	
		BIT-ORIENTED FILE REGIST	ER OPER	RATIO	ıs					
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2	
BSF	f, b	Bit Set f		01	01bb	bfff	ffff		1,2	
BTFSC	f, b	Bit Test f, Skip if Clear		01	10bb	bfff	ffff		3	
BTFSS	f, b	Bit Test f, Skip if Set	(2)	01	11bb	bfff	ffff		3	
		LITERAL AND CONTROL	<b>OPERAT</b>	IONS						
ADDLW	k	Add literal and W AND literal with W Call subroutine Clear Watchdog Timer Go to address	1	11	111x	kkkk	kkkk	C,DC,Z		
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z		
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk			
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD		
GOTO	k		2	10	1kkk	kkkk	kkkk			
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z		
MOVLW	k	Move literal to W	1	11		kkkk				
RETFIE	-	Return from interrupt	2	00	0000	0000	1001			
RETLW	k	Return with literal 2000	2	11	01xx		kkkk			
RETURN	-	Return from Supputine	2	00	0000	0000	1000			
SLEEP	-	Go into Standby wode	1	00	0000	0110	0011	TO,PD		
SUBLW	k	Subtract Worth literal	1	11	110x	kkkk	kkkk	C,DC,Z		
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z		

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this fact fuction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

Note: Additional information on the mid-range instruction set is available in the PICmicro™ Mid-Range MCU Family Reference Manual (DS33023).

<sup>3:</sup> If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

### 13.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[ label ] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

BCF	Bit Clear f
Syntax:	[ label ] BCF f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) + (f) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BSF	Bit Set f
Syntax:	[ label BSF f,b
Operands:	0 127 SS ≤ 7
Operation:	$r \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

ANDLW	AND Literal with	w
Syntax:	[label] ANDLW	k 🐼
Operands:	$0 \le k \le 255$	V BA
Operation:	(W) .AND. (k) $\rightarrow$ (	W) K
Status Affected:	Z	<b>X</b> 4
Description:	The contents of ward AND'ed with the electric is placed by the content of the con	ight-bit literal

	-
Syntax:	[ label ] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if $(f < b >) = 1$
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed.  If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2Tcy instruction.

Bit Test f, Skip if Set

BTFSS

ANDWF 1	AND W with f
Syntax:	[ label ] ANDWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .AND. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

BTFSC	Bit Test, Skip if Clear
Syntax:	[ label ] BTFSC f,b
Operands:	$0 \le f \le 127$ $0 \le b \le 7$
Operation:	skip if $(f < b >) = 0$
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed.  If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction.

## PIC16F7X

CALL	Call Subroutine	CLRWDT	Clear Watchdog Timer
Syntax:	[label] CALL k	Syntax:	[label] CLRWDT
Operands:	$0 \le k \le 2047$	Operands:	None
Operation:	$(PC)+1 \rightarrow TOS,$ $k \rightarrow PC<10:0>,$ $(PCLATH<4:3>) \rightarrow PC<12:11>$	Operation:	00h → WDT 0 → WDT prescaler, 1 → $\overline{TO}$ 1 → $\overline{PD}$
Status Affected:	None	Ctatus Affactado	TO, PD
Description:	Call Subroutine. First, return	Status Affected:	•
	address (PC+1) is pushed onto the stack. The eleven-bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.	Description:	CLRWDT instruction resets the Watchdog Timer. It also essets the prescaler of the WPT. Status bits TO and PD are se
CLRF	Clear f	COMF	Continement f
Syntax:	[label] CLRF f	Syntax:	[hbel] COMF f,d
Operands:	$0 \le f \le 127$	Operands:	0 ≤ f ≤ 127
Operation:	$00h \rightarrow (f)$	100	d ∈ [0,1]
	$1 \rightarrow Z$	Operation	$(f) \rightarrow (destination)$
Status Affected:	Z	Start Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.  Clear W	Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f'.
CLRW	Clear W	DECF	Decrement f
Syntax:	[ label ] CLRW	Syntax:	[ label ] DECF f,d
Operands:	None	Operands:	$0 \le f \le 127$
Operation:	00h → (W)		d ∈ [0,1]

CLRW	Clear W	JAD'
Syntax:	[label] CLRW	<b>%</b>
Operands:	None	3
Operation:	$00h \rightarrow (W)$ $1 \rightarrow Z$	
Status Affected:	Z XXX	
Description:	W redister is cleared. Z	ero bit (Z)

DECF	Decrement f
Syntax:	[ label ] DECF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[label] DECFSZ f,d	Syntax:	[ label ] INCFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0	Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.  If the result is 1, the next instruction is executed. If the result is 0, then a NOP is executed instead, making it a 2Tcy instruction.	Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W releaster. If 'd' is 1, the result is placed back in register 'f'.  If the result is 1, the next instruction is executed. If the result is 0, a Noble executed instead, making it a OTCY instruction.
GOTO	Unconditional Branch	IORLW	Inclusive OR Literal with W
Syntax:	[ label ] GOTO k	Syntax:	[ label ] IORLW k
Operands:	$0 \le k \le 2047$	Optionds:	$0 \leq k \leq 255$
Operation:	$k \rightarrow PC < 10:0 >$	Cperation:	(W) .OR. $k \rightarrow (W)$
Ot-1: A#1	PCLATH<4:3> → PC<12:11>	Status Affected:	Z
Status Affected: Description:	None GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0> The upper bits of PC are loaded from PCLATH<4:3>. GOTO is the condition of th	Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.
INCF	Increment	IORWF	Inclusive OR W with f
Syntax:	[ labeN NCF f,d	Syntax:	[ label ] IORWF f,d
Operands:	0 <b>427</b> <b>1</b> 0,1]	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 $\rightarrow$ (destination)	Operation:	(W) .OR. (f) $\rightarrow$ (destination)
Status Affected	z	Status Affected:	Z
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	Description:	Inclusive OR the W register with register 'f'. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.

## PIC16F7X

MOVF	Move f	
Syntax:	[ label ] MOVF f,d	
Operands:	$0 \le f \le 127$ $d \in [0,1]$	
Operation:	$(f) \rightarrow (destination)$	
Status Affected:	Z	
Description:	The contents of register f are moved to a destination dependant upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register, since status flag Z is affected.	

NOP	No Operation
Syntax:	[ label ] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
	co <sub>r</sub>

MOVLW	Move Literal to W
Syntax:	[ label ] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.

RETFIE	Return from Interrupt
Syntax:	[ lab q RETFIE
Operands:	Nane
Operation:	YOS → PC, 1 → GIE
Status Afficied:	None

Move W to f
[label] MOVWF f
0 ≤ f ≤ 127
$(W) \rightarrow (f)$
None
Move data from W register to register 'f'.

RETLW	Return with Literal in W
Syntax:	[label] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$\begin{array}{l} k \rightarrow (W); \\ TOS \rightarrow PC \end{array}$
Status Affected:	None
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

RLF	Rotate Left f through Carry
Syntax:	[ label ] RLF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.

Register f

### SLEEP

**RETURN Return from Subroutine** Syntax: [ label ] RETURN Operands: None Operation:  $TOS \rightarrow PC$ Status Affected: None Description: Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

## SUBLW Subtract W from Literal Syntax: [label] SUBLW k

Operands  $\bullet$  0  $\leq$  k  $\leq$  255 Operation: k - (W)  $\rightarrow$  (W) States Affected: C, DC, Z

The W register is subtracted (2's complement method) from the

eight-bit literal 'k'. The result is placed in the W register.

The processor is put into SLEEP mode with the oscillator stopped.

RRF	Rotate Right f through carry
Syntax:	[label] RRF (d)
Operands:	0 ≤ f ≤ 127 d ∈ [0,1]
Operation:	See description below
Status Affected:	C XX
Description:	rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
	C Register f

SUBWF	Subtract W from f
Syntax:	[ label ] SUBWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - (W) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[ label] SWAPF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed in register 'f'.

XORWF	Exclusive OR W with f
Syntax:	[ label ] XORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

XORLW	Exclusive OR Literal with W
Syntax:	[ label ] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in

in www.t.wa.

### 14.0 DEVELOPMENT SUPPORT

The PICmicro<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM™ Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK<sup>TM</sup> Object Linker/ MPLIB<sup>TM</sup> Object Librarian
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - ICEPIC™ In-Circuit Emulator
- · In-Circuit Debugger
  - MPLAB ICD
- · Device Programmers
  - PRO MATE® II Universal Device Programmer
  - PICSTART® Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
  - PICDEM™ 1 Demonstration Board
  - PICDEM 2 Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 17 Demonstration Board
  - KEELOQ® Demonstration Board

## 14.1 MPLAB Integrated Development Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows®-based application that contains:

- An interface to debugging tools
  - simulator
  - programmer (solo separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- A full-featured editor
- A project manager
- · Customizable toolbar and key mapping
- · A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - source files
  - absolute listing file
  - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-feature, emulator with minimal retraining.

## 14.2 MPASM Assemble

The MPASM assemble is a full-featured universal macro assembler for all PiCmicro MCU's.

The MPASM assembler has a command line interface and a Windows mell. It can be used as a stand-alone application of a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

## 14.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

## 14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

### 14.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulation, the PICmicro series microcontrollers on an instruction level. On any given instruction, the data at as can be examined or modified and stimuli carn be applied from a file, or user-defined key press, to apply of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator tup, supports symbolic debugging using the MPLAB CX and the MPLAB C18 C compilers and the MPASWassembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory extrement, making it an excellent multiproject software development tool.

# 14.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured equilator system with enhanced trace, trigger and data monitoring features. Interchangeable processor to ules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro micro ontrollers.

The MPLAB ICE in-circ in emulator system has been designed as a francime emulation system, with advanced features that are generally found on more expensive detelopment tools. The PC platform and Microsoft<sup>®</sup> Windows environment were chosen to best make the expensive reatures available to you, the end user.

## 14 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

### 14.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PICmicro MCUs and can be used to develop for this and other PICmicro microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming™ protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time.

## 14.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE device programmer can read, verify, or program PICmicro devices. It can also set code protection in this mode.

## 14.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototy per programmer. It connects to the PC via a QQM (RS-232) port. MPLAB Integrated Development provisonment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PIC programmer supports all PIC

## 14.11 PICDEM 1 Low Cost PICmicro Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42. PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user car capo connect the PICDEM 1 demonstration board the MPLAB ICE incircuit emulator and download firmware to the emulator for testing. A proto yp area is available for the user to build some additional hardware and connect it to the microcontrolly reacket(s). Some of the features include an RS-222 sterface, a potentiometer for simulated analog in our, push button switches and eight LEDs connet ed to PORTB.

## 14.13 FICDEM 2 Low Cost PIC16CXX Demonstration Board

e PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I<sup>2</sup>C<sup>TM</sup> bus and separate headers for connection to an LCD module and a keypad.

## 14.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing 一条机杆块块机点, the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

### 14.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of cograms to and executing out of external FLASH memory on board. The PICDEM 17 demonstration beard is also usable with the MPLAB ICE in-circui mulator, or the PICMASTER emulator and all of the sample programs can be run and modified using timer emulator. Additionally, a generous prototyol area is available for user hardware.

## 14.15 KEEL Pvaluation and Programming Tools

KEELOO valuation and programming tools support Microchus HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing cools, a decoder to decode transmissions and a programming interface to program test transmitters.

TABLE 14-1: DEVELOPMENT TOOLS FROM MICROCHIP

					<b>&gt; &gt; &gt;</b>	<b>&gt; &gt; &gt; &gt;</b>	` ·	>				
MPLAB® C17 C Compiler  MPASM™ Assembler/ MPLANT™ Assembler/ MPLAB® ICE In-Circuit Emulator  MPLAB® ICE In-Circuit Emulator  MPLAB® ICD In-Circuit Emulator  MPLAB® ICD In-Circuit  MPLA						\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	,					
MPLAB® C18 C Compiler  MPASM™ Assembler/ MPLINK™ Object Linker  MPLAB® ICE In-Circuit Emulator						<b>&gt;</b> >	,		_			
MPASM™ Assembler/ MPLINK™ Object Linker  MPLAB® ICE In-Circuit Emulator  ICEPIC™ In-Circuit Emulator  MPLAB® ICD In-Circuit  MPLAB® ICD In-Circuit  Debugger  PICSTART® Plus Entry Level  PRO MATE® II  Universal Device Programmer						<b>&gt;</b> >	>	>				
MPLAB® ICE In-Circuit Emulator						>	<i>&gt;</i>	>	>	>		
ICEPIC™ In-Circuit Emulator	(=)						>	>				
MPLAB® ICD In-Circuit Debugger PICSTART® Plus Entry Level Development Programmer PRO MATE® II Universal Device Programmer PICDEM™ 1 Demonstration Board PICDEM™ 2 Demonstration	<del>\$7</del>											
ART® Plus Entry Level pment Programmer  ATE® II sal Device Programmer  WI'M 1 Demonstration								>				
PRO MATE® II Universal Device Programmer PICDEM™ 1 Demonstration Board PICDEM™ 2 Demonstration						>	>	>				
WTW 2 Demonstration			•	<u>`</u>	<u> </u>	>	>	>	>	`		
M™ 2 Demonstration		+	1		>							
Board		+,		1			<i>&gt;</i>	>				
PICDEM™ 3 Demonstration Board				4								
PICDEM™ 14A Demonstration Canada Board				•*	Ų.							
PICDEM <sup>TM</sup> 17 Demonstration  Board					7,	à						
						0				`		
										>		
						<b>'</b> ]					>	
125 kHz microID™ Developer's Kit											<b>&gt;</b>	
125 kHz Anticollision microlD <sup>TM</sup> Developer's Kit								V			`	
13.56 MHz Anticollision microID <sup>TM</sup> Developer's Kit											`	
MCP2510 CAN Developer's Kit												`

© 2002 Microchip Technology Inc.

### 15.0 ELECTRICAL CHARACTERISTICS


### **Absolute Maximum Ratings †**

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR. and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to VSS	
Voltage on MCLR with respect to Vss (Note 2)	0 to +13.5V
Voltage on RA4 with respect to Vss	
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current out of Vss pin	250 mA
input damp duriont, in (11 1 0 di 11 1 1 2 2)	
Output clamp current, Iok (Vo < 0 or Vo > VDD)  Maximum output current sunk by any I/O pin	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (combined) (No. 3)	200 mA
Maximum current sunk by PORTC and PORTD (combined) (Note 3)	200 mA
Maximum current sourced by PORTC and PORTD (combined) (Note 3)	200 mA


- **Note 1:** Power dissipation is calculated as follows: Pdis =  $VD \times YDD \sum IOH + \sum \{(VDD VOH) \times IOH \} + \sum \{(VDD VOH)$ 
  - 2: Voltage spikes at the MCLR pin may cause latchup. A series resistor of greater than 1 kΩ should be used to pull MCLR to VDD, rather than tying the pin directly to VDD.
  - 3: PORTD and PORTE are not implemented in the PIC16F73/76 devices.

† NOTICE: Stresses above those listed under "Alexo ate Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and function of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**FIGURE 15-1:** PIC16F7X VOLTAGE-FREQUENCY GRAPH



**FIGURE 15-2:** 



#### DC Characteristics: PIC16F73/74/76/77 (Industrial, Extended) 15.1 **PIC16LF73/74/76/77 (Industrial)**

PIC16L (Indus		76/77		-		-	itions (unless otherwise stated) °C ≤ Ta ≤ +85°C for industrial
PIC16F		6/77 tended)				ire -40	itions (unless otherwise stated)  °C ≤ TA ≤ +85°C for industrial °C ≤ TA ≤ +125°C for extended
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	VDD	Supply Voltage					
D001		PIC16LF7X	2.5 2.2 2.0	_ _ _	5.5 5.5 5.5	V V V	A/D in use, -40°C to +85°C A/D in use, 0°C to +85°C A/D not used, -40°C 5 +35°C
D001 D001A		PIC16F7X	4.0 VBOR*	-	5.5 5.5	V V	All configurations BOR enabled (Note 7)
D002*	VDR	RAM Data Retention Voltage (Note 1)	-	1.5	-	V	200
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	-	Vss	-	V	See section on Power-on Reset for details
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	-		V/n/s	See section on Power-on Reset for details
D005	VBOR	Brown-out Reset Voltage	3.65	4.0	4 35	V	BODEN bit in configuration word enabled

Shading of rows is to assist in readability of of the table. Legend:

- These parameters are characterized but no tested.
- Data in "Typ" column is at 5V, 25°C unless were stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be overed without losing RAM data.
   2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consomption.
   The test conditions for all I/O measurements in active operation mode are:

  - OSC1 = external square wave, from-rail to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT crabled/disabled as specified.

  - 3: The power-down current is SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSs.
  - 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated to the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
  - 5: Time \ scillator (when enabled) adds approximately 20 μA to the specification. This value is from characterizetion and is for design guidance only. This is not tested.
  - **6:** The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
  - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

#### 15.1 DC Characteristics: PIC16F73/74/76/77 (Industrial, Extended) PIC16LF73/74/76/77 (Industrial) (Continued)

PIC16LI (Indus		76/77					itions (unless otherwise stated) °C ≤ Ta ≤ +85°C for industrial
PIC16F7	<b>73/74/76</b> strial, Ex					re -40	itions (unless otherwise stated)  o°C ≤ TA ≤ +85°C for industrial o°C ≤ TA ≤ +125°C for extended
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	IDD	Supply Current (Notes 2, 5	5)				
D010		PIC16LF7X	_	0.4	2.0	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (124 4)
D010A			_	20	48	μΑ	LP osc configuration Fosc = 32 kHz, VDD = 3.07, WDT disabled
D010		PIC16F7X	-	0.9	4	mA	XT, RC osc configuration Fosc = 4 MHz, Xo. 5.5V (Note 4)
D013			-	5.2	15	mA	HS osc configuration FOSC = 20 N 12, VDD = 5.5V
D015*	Δlbor	Brown-out Reset Current (Note 6)	_	25	200	μΑ	BOR enabled, VDD = 5.0V
D020	IPD	Power-down Current (Note	es 3, 5)				.N.
D021		PIC16LF7X	_	2.0 0.1	30 5	μA μ.1	$V_{DD}$ = 3.0V, WDT enabled, -40°C to +85°C VDD = 3.0V, WDT disabled, -40°C to +85°C
D020		PIC16F7X	_	5.0	42	μA	VDD = 4.0V, WDT enabled, -40°C to +85°C
D021 D021A			_	0.1 10.5^	1,9 57	μA μA	VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT enabled, -40°C to +125°C
20217			_	1.5/		μΑ	VDD = 4.0V, WDT disabled, -40°C to +125°C
D023*	Δlbor	Brown-out Reset Current (Note 6)		B	200	μΑ	BOR enabled, VDD = 5.0V

Legend: Shading of rows is to assist in readability of of the table.

- These parameters are characterized but not tested.

  Data in "Typ" column is at 5V, 25 charless otherwise stated. These parameters are for design guidance only and are not tested. only and are not tested.
- Note 1: This is the limit to which to can be lowered without losing RAM data.
   2: The supply current is many a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the artists are used to accompatible. impact on the consent consumption.

  The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from-rail to-rail; all I/O pins tri-stated, pulled to VDD
- MCLR = WOO; WDT enabled/disabled as specified.
- 3: The down-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
- 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

## 15.2 DC Characteristics: PIC16F73/74/76/77 (Industrial, Extended) PIC16LF73/74/76/77 (Industrial)

DC CHA	ARACT	ERISTICS	Operating	tempe	erature	-40°0 -40°0	s (unless otherwise stated) C ≤ TA ≤ +85°C for industrial C ≤ TA ≤ +125°C for extended described in DC Specification,
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	VIL	Input Low Voltage					
		I/O ports:					•
D030		with TTL buffer	Vss	_	0.15VDD	V	For entire VDD railing
D030A			Vss	_	0.8V	V	4.5V ≤ VDD <b>2</b> (5.5V
D031		with Schmitt Trigger buffer	Vss	_	0.2Vdd	V	
D032		MCLR, OSC1 (in RC mode)	Vss	_	0.2Vdd	V	(Not 1)
D033		OSC1 (in XT and LP mode)	Vss	_	0.3V	V	
		OSC1 (in HS mode)	Vss	_	0.3VDD	V	
	VIH	Input High Voltage				2	
		I/O ports:					
D040		with TTL buffer	2.0	_	Viz	V	$4.5V \le VDD \le 5.5V$
D040A			0.25VDD + 0.8V	_	VDD	V	For entire VDD range
D041		with Schmitt Trigger buffer	0.8VDD	P	VDD	V	For entire VDD range
D042		MCLR	0.8VDD*	. —	VDD	V	
D042A		OSC1 (in XT and LP mode)	15)	`-	VDD	V	
		OSC1 (in HS mode)	0.7Vpd	_	VDD	V	
D043		OSC1 (in RC mode)	0.9Vdd	_	Vdd	V	(Note 1)
D070	IPURB	PORTB Weak Pull-up Current	50	250	400	μΑ	VDD = 5V, VPIN = VSS
	lıL	Input Leakage Current (Notes	2, 3)				
D060		I/O ports	_	_	±1	μΑ	Vss ≤ VPIN ≤ VDD, pin at hi-impedance
D061		MCLR, RA4/NOCKI	_	_	±5	μΑ	Vss ≤ Vpin ≤ Vdd
D063		OSC1 K	_		±5	μΑ	Vss ≤ VPIN ≤ VDD, XT, HS and LP osc configuration

- \* These paremeters are characterized but not tested.
- † Data in Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only are not tested.
- Note 1:- 12 c oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PlC16F7X be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as current sourced by the pin.

#### 15.2 **DC Characteristics:** PIC16F73/74/76/77 (Industrial, Extended) PIC16LF73/74/76/77 (Industrial) (Continued)


DC CH4	ARACTI	ERISTICS	Standard Operating			-40°C	s (unless otherwise stated) C ≤ TA ≤ +85°C for industrial C ≤ TA ≤ +125°C for extended
20 0111			Operating Section 1		e VDD ra		described in DC Specification,
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Vol	Output Low Voltage					
D080		I/O ports	_		0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +125°C
D083		OSC2/CLKOUT (RC osc config)	_	_	0.6	V	IOL = 1.6 mA, VDr 4.5V, -40°C to +125°E
			_	_	0.6	V	IOL = 1.2 mA, Vo = 4.5V, -40°C to 12.5°C
	Vон	Output High Voltage				•	.0
D090		I/O ports (Note 3)	VDD - 0.7		_	٧	ION = 3.0 mA, VDD = 4.5V, 4 °C to +125°C
D092		OSC2/CLKOUT (RC osc config)	VDD - 0.7	_	_	V	Юн = -1.3 mA, VDD = 4.5V, -40°C to +125°C
			VDD - 0.7	_			IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C
D150*	Vod	Open Drain High Voltage	_	_	12	V	RA4 pin
		Capacitive Loading Specs on (	Output Pir	ıs 🎈	7-		
D100	Cosc <sub>2</sub>	OSC2 pin	-//	<u>,                                    </u>	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1
D101	Сю	All I/O pins and OSC2 (in RC mode)	SETIVE	_	50	pF	
D102	Св	SCL, SDA in I <sup>2</sup> C mode	P`	_	400	pF	
		Program FLASH Memory					
D130	ЕР	Endurance	100	1000	_	E/W	25°C at 5V
D131	VPR	VDD for Read	2.0	_	5.5	V	

- \* These parameters the paracterized but not tested.
   † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not ested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16FX or driven with external clock in RC mode.

  2: The reakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels
  - represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as current sourced by the pin.

#### 15.3 **Timing Parameter Symbology**

The timing parameter symbols have been created using one of the following formats:



#### DAD CONDITIONS **FIGURE 15-3**:




FIGURE 15-4: EXTERNAL CLOCK TIMING





TABLE 15-1: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Symbol	Characteristic	Min	Typ†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	1	MHz	XT os mode
		(Note 1)	DC	_	20	MHz	no osc mode
			DC	_	32	kH	P osc mode
		Oscillator Frequency	DC	_	4	AVF △	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5		210	kHz	LP osc mode
1	Tosc	External CLKIN Period	1000		<b>%</b> -	ns	XT osc mode
		(Note 1)	50	. 75	_	ns	HS osc mode
			5	7	_	ms	LP osc mode
		Oscillator Period	250	`\-	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
		. 11	50	_	250	ns	HS osc mode
		Alle I	5	1	_	ms	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	Tcy	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock M (\$3C1)	500		_	ns	XT oscillator
	TosH	High or Low Tinte	2.5	_	_	ms	LP oscillator
		<b>€</b>	15	_		ns	HS oscillator
4	TosR,	External Clock in (OSC1)	_	_	25	ns	XT oscillator
	TosF	Rise of Fall Time	_	_	50	ns	LP oscillator
		(9°	_	_	15	ns	HS oscillator

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and a contract tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions, with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

**FIGURE 15-5: CLKOUT AND I/O TIMING** 



Param No.	Symbol	Charact	eristic	Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓	10	_	75	200	ns	(Note 1)
11*	TosH2ckH	OSC1↑ to CLKOUT↑	117	_	75	200	ns	(Note 1)
12*	TckR	CLKOUT rise time	NOT V	_	35	100	ns	(Note 1)
13*	TckF	CLKOUT fall time	160	_	35	100	ns	(Note 1)
14*	TckL2ioV	CLKOUT↓ to Port out valid	<b>C</b>	_	_	0.5Tcy + 20	ns	(Note 1)
15*	TioV2ckH	Port in valid before CLNO	UT↑	Tosc + 200	_	_	ns	(Note 1)
16*	TckH2iol	Port in hold after CLKOUT	<b>-</b> ↑	0	_	_	ns	(Note 1)
17*	TosH2ioV	OSC1↑ (QV)cycle) to Port	out valid	_	100	255	ns	
18*	TosH2iol	OSC17(Q2 bycle) to	Standard (F)	100	_	_	ns	
		Portrinpatinvalid (I/O in hologoe)	Extended (LF)	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC1↑	(I/O in setup time)	0	_	_	ns	
20*	TioR	Port output rise time	Standard (F)	_	10	40	ns	
	EY.		Extended ( <b>LF</b> )	_	_	145	ns	
21*	TtoF	Port output fall time	Standard (F)	_	10	40	ns	
	•		Extended (LF)	_	_	145	ns	
22††*	Tinp	INT pin high or low time		Tcy	_	_	ns	
23††*	Trbp	RB7:RB4 change INT high	n or low time	TCY	_	_	ns	

These parameters are characterized but not tested.

Note 1: Measurements are taken in RC mode, where CLKOUT output is 4 x Tosc.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are

<sup>††</sup> These parameters are asynchronous events, not related to any internal clock edges.

FIGURE 15-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 15-7: BROWN-OUT RESET THEN




TABLE 15-3: RESETS WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	- Slym	Characteristic	Min	Typ†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_	_	μs	VDD = 5V, -40°C to +85°C
31*	TWDT	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28	72	132	ms	$VDD = 5V, -40^{\circ}C \text{ to } +85^{\circ}C$
34	Tıoz	I/O Hi-Impedance from MCLR Low or Watchdog Timer Reset	_	_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	_	_	μs	VDD ≤ VBOR (D005)

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

RA4/TOCKI

RC0/T10SO/T1CKI

RC0/T10SO/T1CKI

TMR0 or TMR1

Note: Refer to Figure 15-3 for load conditions.

TABLE 15-4: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Symbol		Characteristic		Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse	Width	No Prescal	0.5Tcy + 20	_	_	ns	Must also meet
				With Prescaler	10	_		ns	parameter 42
41*	Tt0L	T0CKI Low Pulse	Width	No Rrescaler	0.5Tcy + 20	_		ns	Must also meet
				With Prescaler	10	_		ns	parameter 42
42*	Tt0P	T0CKI Period	112	>> Prescaler	Tcy + 40	_	-	ns	
			W.	With Prescaler	Greater of:	_	_	ns	N = prescale value
			NO.		20 or <u>Tcy + 40</u> N				(2, 4,, 256)
45*	Tt1H	T1CKI High Time	Syrchronous, Pr	escaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous,	Standard(F)	15	_	_	ns	parameter 47
		**************************************	Prescaler = 2,4,8	Extended( <b>LF</b> )	25	_	_	ns	
		Asynchronous		Standard(F)	30	_	_	ns	
		KKU		Extended( <b>LF</b> )	50	_	_	ns	
46*	Tt1L	T16KULow Time	Synchronous, Pr	escaler = 1	0.5Tcy + 20	_	_	ns	Must also meet
	,	69	Synchronous,	Standard(F)	15	_		ns	parameter 47
	111	$\sim$	Prescaler = 2,4,8	Extended( <b>LF</b> )	25	_		ns	
	~ <i>X</i> ///		Asynchronous	Standard(F)	30	_	-	ns	
	-112			Extended( <b>LF</b> )	50	_	-	ns	
47*	Tt1R	T1CKI Input Period	Synchronous	Standard(F)	Greater of: 30 or <u>Tcy + 40</u> N	_	1	ns	N = prescale value (1, 2, 4, 8)
				Extended( <b>LF</b> )	Greater of: 50 or <u>Tcy + 40</u> N				N = prescale value (1, 2, 4, 8)
			Asynchronous	Standard(F)	60	_	_	ns	
				Extended( <b>LF</b> )	100	_	_	ns	
	Ft1	Timer1 Oscillator I (oscillator enabled			DC	_	200	kHz	
48	TCKEZtmr1	Delay from Externa	al Clock Edge to 1	Timer Increment	2 Tosc	_	7 Tosc	_	

These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2) **FIGURE 15-9:** 




TABLE 15-5: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1

Param No.	Symbol	(	Characteristic		Mic	Тур†	Max	Units	Conditions
50*	TccL	CCP1 and CCP2	No Prescaler	<u> </u>	( S.TCY + 20			ns	
		input low time		Standard(F)	10	1	l	ns	
			With Prescaler	Extended( <b>LF</b> )	20	_	_	ns	
51*	TccH	CCP1 and CCP2	No Prescaler	<b>\lambda</b> '	0.5Tcy + 20	_	_	ns	
		input high time		Standard(F)	10	_	_	ns	
			With Prescale	Extended( <b>LF</b> )	20	_	_	ns	
52*	TccP	CCP1 and CCP2 in		<b>V</b>	3Tcy + 40 N		_	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 and CCP2 of	output xise time	Standard(F)	_	10	25	ns	
			<b>徐</b> 人	Extended( <b>LF</b> )	_	25	50	ns	
54*	TccF	CCP1 and CCP2	tput fall time	Standard(F)	_	10	25	ns	
		* K. K.		Extended( <b>LF</b> )	_	25	45	ns	

These parameters are characterized but not tested.

Data in "Typ" Clumn is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only




FIGURE 15-10: PARALLEL SLAVE PORT TIMING (PIC16F74/77 DEVICES ONLY)

TABLE 15-6: PARALLEL SLAVE PORT REQUIREMENTS (PIC16F74/77 DEVICES ONLY)


Parameter No.	Symbol	Character <del>ist</del> ic	.>	Min	Тур†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before White or CS1	(setup time)	20 25	_	_	ns ns	Extended range only
63*	TwrH2dtl	WR↑ or CS to data in invalid	Standard(F)	20	_	_	ns	
		(hold time)	Extended( <b>LF</b> )	35	_	-	ns	
64	TrdL2dtV	RB and CS↓ to data out valid		_	_	80 90	ns ns	Extended range only
65	TrdH2011	RD↑ or CS↓ to data out invalid		10	_	30	ns	

These parameters are characterized but not tested.

These parameters are characterized but not tested.

These parameters are for design guidance only and are not tested.

FIGURE 15-11: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)










FIGURE 15-13: SPI SLAVE MODE TIMING (CKE = 0)







## PIC16F7X


TABLE 15-7: SPI MODE REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
70*	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Tcy	_	_	ns		
71*	TscH	SCK input high time (Slave mode	e)	Tcy + 20	_	_	ns	
72*	TscL	SCK input low time (Slave mode	)	Tcy + 20	_	_	ns	
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to S	SCK edge	100	_	_	ns	
74*	TscH2diL, TscL2diL	Hold time of SDI data input to SO	100	_	_	ns		
75*	TdoR	SDO data output rise time	OO data output rise time Standard(F) Extended(LF)		10 25	25 50	. (5)	
76*	TdoF	SDO data output fall time	_	10	25	ns		
77*	TssH2doZ	SS↑ to SDO output hi-impedance	е	10	_	<b>3</b>	ns	
78*	TscR	SCK output rise time (Master mode)	Standard( <b>F</b> ) Extended( <b>LF</b> )	_ _	10	25 50	ns ns	
79*	TscF	SCK output fall time (Master mod	de)	- 1	10	25	ns	
80*	TscH2doV, TscL2doV	SDO data output valid after SCK edge	Standard( <b>F</b> ) Extended( <b>LF</b> )	17.	<del>-</del>	50 145	ns ns	
81*	TdoV2scH, TdoV2scL	SDO data output setup to SCK e	Tcy	_	_	ns		
82*	TssL2doV	SDO data output valid after SS↓	edge	_	_	50	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	⟨ <b>☆</b> ``	1.5Tcy + 40	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless of the rwise stated. These parameters are for design guidance only and are not tested.







Note: Refer to Figure 15-3 for load conditions.

TABLE 15-8: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions	
90*	Tsu:sta	START condition	100 kHz mode	4700	-	_	ns	Only relevant for Repeated	
		Setup time	400 kHz mode	600	_	_		START condition	
91*	THD:STA	START condition	100 kHz mode	4000	_	_		After this period, the first clock	
		Hold time	400 kHz mode	600	_	_		pulse is generated	
92*	Tsu:sto	STOP condition	100 kHz mode	4700	_	_	ns		
		Setup time	400 kHz mode	600	_	_			
93	THD:STO	STOP condition	100 kHz mode	4000		_	ns		
		Hold time	400 kHz mode	600	_	_			

These parameters are characterized but not tested.





## PIC16F7X

TABLE 15-9: I<sup>2</sup>C BUS DATA REQUIREMENTS


Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
100*	THIGH	Clock high time	100 kHz mode	4.0	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	1	μs	Device must operate at a minimum of 10 MHz
			SSP Module	1.5TcY			
101*	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	ı	μs	Device must of erate at a minimum of NMHz
			SSP Module	1.5TcY			70
102*	TR	SDA and SCL rise	100 kHz mode	_	1000	ns	
		time	400 kHz mode	20 + 0.1CB	300	ns	C. is specified to be from 1 - 400 pF
103*	TF	SDA and SCL fall	100 kHz mode	_	300	ης	
		time	400 kHz mode	20 + 0.1CB	300	กร	CB is specified to be from 10 - 400 pF
90*	Tsu:sta	START condition	100 kHz mode	4.7	2	μs	Only relevant for
		setup time	400 kHz mode	0.6		μs	Repeated START condition
91*	THD:STA	START condition	100 kHz mode	10		μs	After this period the first
		hold time	400 kHz mode	0.6	_	μs	clock pulse is generated
106*	THD:DAT	Data input hold time		0	_	ns	
			400 kHz mode	0	0.9	μs	
107*	Tsu:dat	Data input setup	100 kHz mode	250	_	ns	(Note 2)
		time	400 kN2 mode	100		ns	
92*	Tsu:sto	STOP condition	10 KPIz mode	4.7	_	μs	
		setup time	400 kHz mode	0.6	_	μs	
109*	ТАА	Output valid from X	100 kHz mode	_	3500	ns	(Note 1)
1101	_	V-5	400 kHz mode			ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3		μs	before a new transmission can start
	Св	Bus capacitive loadir	ng	_	400	pF	

<sup>\*</sup> These parameters are characterized but not tested.

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A Fast mode (400 kHz) I<sup>2</sup>C bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCL line is released.

### FIGURE 15-17: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




## TABLE 15-10: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic				Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	Standard(F)	48	_	80	ns	
		Clock high to data out valid	Extended( <b>LF</b> )		_	100	ns	
121	Tckrf	Clock out rise time and fall	Standard(F)	<b>↑</b> —	_	45	ns	
		time (Master mode)	Extended( <b>LF</b> )	_	_	50	ns	
122	Tdtrf	Data out rise time and fall	Standard(F)	_	_	45	ns	
		time	Extended	_	_	50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## FIGURE 15-18: USART SYNCHRONG RECEIVE (MASTER/SLAVE) TIMING



### TABLE 1511: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
125		SYNC RCV (MASTER & SLAVE)  Data setup before CK↓ (DT setup time)	15			ns	
126	TckL2dtl	Data hold after CK↓ (DT hold time)	15	_	_	ns	

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


## PIC16F7X

TABLE 15-12: A/D CONVERTER CHARACTERISTICS: PIC16F7X (INDUSTRIAL, EXTENDED) PIC16LF7X (INDUSTRIAL)

Param No.	Sym	Characte	eristic	Min	Typ†	Max	Units	Conditions
A01	NR	Resolution	PIC16F7X	_	_	8 bits	bit	VREF = VDD = 5.12V, VSS ≤ VAIN ≤ VREF
			PIC16LF7X	_	_	8 bits	bit	VREF = VDD = 2.2V
A02	EABS	Total absolute er	ror	_	_	< ±1	LSb	$VREF = VDD = 5.12V$ , $VSS \le VAIN \le VREF$
A03	EIL	Integral linearity	error	_	_	< ±1	LSb	VREF = VDD = 5.12V, VSS ≤ VAIN VREF
A04	EDL	Differential linearity error		_	_	< ±1	LSb	VREF = \(\frac{1}{2}\) = 5.12V, VSS \(\frac{1}{2}\) \(\frac{1}{2}\) \(\frac{1}{2}\) \(\frac{1}{2}\)
A05	EFS	Full scale error		_	_	< ±1	LSb	VREF - VDD = 5.12V, VS 6 ≤ VAIN ≤ VREF
A06	EOFF	Offset error		_	_	< ±1	L(b)	$VREF = VDD = 5.12V$ , $VSS \le VAIN \le VREF$
A10	_	Monotonicity (No	ote 3)	_	guaranteed	-,-	_	VSS ≤ VAIN ≤ VREF
A20	VREF	Reference voltag	ge	2.5 2.2	_ _	5.5 5.5	V	-40°C to +125°C 0°C to +125°C
A25	VAIN	Analog input vol	tage	Vss - 0.3	- 💉	VK EF + 0.3	V	
A30	ZAIN	Recommended i analog voltage s	•	_	-17	10.0	kΩ	
A40	IAD	A/D conversion	PIC16F7X	_	180	_	μΑ	Average current
		current (VDD)	PIC16LF7X	- /	<b>9</b> 0	_	μА	consumption when A/D is on (Note 1).
A50	IREF	VREF input curre	nt (Note 2)	NAV	<u> </u>	±5 500	μA μA	During VAIN acquisition. During A/D Conversion cycle.

- These parameters are characterized for not tested.
- Data in "Typ" column is at 5V, 250 unless otherwise stated. These parameters are for design guidance only and are not tested.
- When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such reakage from the A/D module.
   VREF current is from the RA3 pin or the VDD pin, whichever is selected as a reference input.
   The A/D converging result never decreases with an increase in the input voltage and has no missing codes.

### FIGURE 15-19: A/D CONVERSION TIMING



## TABLE 15-13: A/D CONVERSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
130	TAD	A/D clock period	PIC16F7X	1.6	_	1	μs	Tosc based, VREF ≥ 3.0V
			PIC16LFTX	2.0		l	μs	Tosc based, 2.0V ≤ VREF ≤ 5.5V
			PIC16F7X	2.0	4.0	6.0	μs	A/D RC mode
			PIX16LF7X	3.0	6.0	9.0	μs	A/D RC mode
131	TCNV	Conversion time (not in S/H time) (Note 1)	luding	9	_	9	TAD	
132	TACQ	Acquisition tire		5*		1	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 20.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	Tgb	Q4 to A/D clock start			Tosc/2			If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.


- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: ADRES register may be read on the following TCY cycle.
  - 2: See Section 11.1 for minimum conditions.

### 16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over the whole temperature range.

FIGURE 16-1: TYPICAL IDD vs. Fosc OVER VDD (HS MODE)











FIGURE 16-3: TYPICAL IDD vs. Fosc OVER VDD (XT MODE)
















FIGURE 16-7: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 20 pF, 25°C)






FIGURE 16-8: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 100 pF, 25 C)



AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R **FIGURE 16-9:** (RC MODE,  $C = 300 \text{ pF}, 25^{\circ}C$ )









FIGURE 16-11:  $\triangle$ IBOR vs. VDD OVER TEMPERATURE









FIGURE 16-13: TYPICAL, MINIMUM AND MAXIMUM WDT PERIOD vs. VDD (-40°C TO 125°C)









FIGURE 16-15: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 5V, -40°C TO 125°C)








FIGURE 16-17: TYPICAL, MINIMUM AND MAXIMUM Vol vs. Iol (VDD = 5V, -40°C TO 125°C)




FIGURE 16-18: TYPICAL, MINIMUM AND MAXIMUM Vol vs. Iol (VDD = 3V, -40°C TO 125°C)






FIGURE 16-19: MINIMUM AND MAXIMUM VIN vs. VDD, (TTL INPUT, -40°C TO 125°C)









#### 17.0 PACKAGING INFORMATION

#### 17.1 Package Marking Information



\* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


### Package Marking Information (Cont'd)



#### 17.2 Package Details

The following sections give the technical details of the packages.

### 28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)



Mold Draft Angle Bottom
\* Controlling Parameter

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

5

10

15

5

10

β

.010" (0.254mm) per side.

Drawing No. C04-070


15

<sup>§</sup> Significant Characteristic

Notes:

JEDEC Equivalent: MO-095

### 28-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)



<sup>\*</sup> Controlling Parameter


#### Notes

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013 Drawing No. C04-052

<sup>§</sup> Significant Characteristic

### 28-Lead Plastic Shrink Small Outline (SS) – 209 mil, 5.30 mm (SSOP)




Significant Characteristic

#### Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-150 Drawing No. C04-073

## 28-Lead Plastic Micro Leadframe Package (MF) 6x6 mm Body (MLF)




<sup>\*</sup>Controlling Parameter

Notes

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC equivalent: pending

Drawing No. C04-114

## 28-Lead Plastic Micro Leadframe Package (MF) 6x6 mm Body (MLF) (Continued)




INCHES MILLIMETERS\* Limits MIN NOM MAX MIN NOM MAX Pitch р .026 BSC 0.65 BSC Pad Width В .009 .011 .014 0.23 0.28 0.35 Pad Length 0.60 .020 .024 .030 0.50 0.75 Pad to Solde М .005 .006 0.13 0.15

\*Controlling\*Parameter

Drawing No. C04-2114

### 40-Lead Plastic Dual In-line (P) - 600 mil (PDIP)



<sup>\*</sup> Controlling Parameter


Notes

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-011 Drawing No. C04-016

<sup>§</sup> Significant Characteristic

## 44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	)	44			44	
Pitch	р	~ 117	.031			0.80	
Pins per Side	n1	(QL	11			11	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	12/	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	ナ	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	ф	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pto Norner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
nold Draft Angle Bottom	β	5	10	15	5	10	15


Controlling Parameter § Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.
JEDEC Equivalent: MS-026
Drawing No. C04-076

### 44-Lead Plastic Leaded Chip Carrier (L) - Square (PLCC)



<sup>\*</sup> Controlling Parameter

Notes

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-047 Drawing No. C04-048

<sup>§</sup> Significant Characteristic

### APPENDIX A: REVISION HISTORY

Version	Date	Revision Description
A	2000	This is a new data sheet. However, these devices are similar to the PIC16C7X devices found in the PIC16C7X Data Sheet (DS30390) or the PIC16F87X devices (DS30292).
В	2001	Final data sheet. Includes device characterization data. Addition of extended temperature devices. Addition of 28-pin MLF package. Minor typographic revisions throughout.

## APPENDIX B: DEVICE **DIFFERENCES**

The differences between the devices in this data sheet are listed in Table B-1.

#### TABLE B-1: **DEVICE DIFFERENCES**

extended ten Addition of 28	ion data. Addition of aperature devices. 3-pin MLF package. aphic revisions		,200.cs	7KN
Difference	PIC16F73	PIC16F74	PIC16F76	PIC16F77
FLASH Program Memory (14-bit words)	4K	4K	8K	8K
Data Memory (bytes)	192	92	368	368
I/O Ports	3	5	3	5
A/D	5 channels, 8 bits	8 channels, 8 bits	5 channels, 8 bits	8 channels, 8 bits
Parallel Slave Port	neck	yes	no	yes
Interrupt Sources		12	11	12
Packages	28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin TQFP 44-pin PLCC	28-pin PDIP 28-pin SOIC 28-pin SSOP 28-pin MLF	40-pin PDIP 44-pin TQFP 44-pin PLCC

# APPENDIX C: CONVERSION CONSIDERATIONS

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in Table C-1.

TABLE C-1: CONVERSION CONSIDERATIONS

Characteristic	PIC16C7X	PIC16F87X	PIC16F7X
Pins	28/40	28/40	28/40
Timers	3	3	3
Interrupts	11 or 12	13 or 14	11 or 12
Communication	PSP, USART, SSP (SPI, I <sup>2</sup> C Slave)	PSP, USART, SSP (SPI, I <sup>2</sup> C Master/Slave)	PSP, USART, SSP (SPI, I <sup>2</sup> C Slave)
Frequency	20 MHz	20 MHz	20 MHz
A/D	8-bit	10-bit	8-bit
CCP	2	2	2
Program Memory	4K, 8K EPROM	4K, 8K FL(S) (1,000 EA(to cles)	4K, 8K FLASH (100 E/W cycles typical)
RAM	192, 368 bytes	192 558 bytes	192, 368 bytes
EEPROM Data	None	128, 256 bytes	None
Other	_	n-Circuit Debugger, ow Voltage Programming	_
	一		
一个	N. S.		

## **INDEX**

A		PORTD (In I/O Port Mode)		36
A/D		PORTD and PORTE (Parallel Slave Port)		40
A/D Conversion Status (GO/DONE Bit)	83	PORTE (In I/O Port Mode)		37
Acquisition Requirements		PWM Mode		57
ADCON0 Register		RC Oscillator Mode		92
ADCON1 Register		Recommended MCLR Circuit		94
ADRES Register		Reset Circuit		
Analog Port Pins		SSP (I <sup>2</sup> C Mode)		65
Analog-to-Digital Converter		SSP (SPI Mode)		
Associated Registers		Timer0/WDT Prescaler		43
		Timer1		48
Configuring the Interrupt		Timer2		51
Configuring the Interrupt		Typical In-Circuit Serial Programming		
Configuring the Module		Connection	1	03
Conversion Clock		USART		
Conversion Requirements		Receive		75
Conversions		USART Transmit		73
Converter Characteristics		USART Transmit Watchdog Timer (WDT	1	01
Effects of a RESET	87	BOR. See Brown-out Rese		٠.
Faster Conversion - Lower Resolution		BRGH bit		71
Trade-off		Brown-out Reset (30.1)89, 93, 94,	95	96
Internal Sampling Switch (Rss) Impedance			, 55,	50
Operation During SLEEP		C		
Source Impedance		Capture/Campare/PWM (CCP)		
Using the CCP Trigger		Assisted Registers	56	58
Absolute Maximum Ratings	119	apidre Mode		
ACK Pulse	65, 66	Prescaler		
ADCON0 Register	83	CCP Pin Configuration		
GO/DONE Bit	83	CCP1	55,	50
ADCON1 Register	83		0	11
ADRES Register	83 🔼	RC2/CCP1 Pin	9,	11
Analog Port Pins. See A/D		CCP2	_	
Application Notes	~'\'	RC1/T1OSI/CCP2 Pin		
AN552 (Implementing Wake-up on Key Strokes	117	Compare Mode		
Using PIC16F7X)	33	Software Interrupt Mode		
	<b>.</b> 26	Special Trigger Output		
AN578 (Use of the SSP Module in the I <sup>2</sup>		Timer1 Mode Selection		
Multi-Master Environment)	59	Example PWM Frequencies and Resolutions		
AN607 (Power-up Trouble Shooting)	94	Interaction of Two CCP Modules		
Assembler		PWM Duty Cycle		
MPASM Assembler	113	PWM Mode		-
. 47-5		PWM Period		-
B		Setup for PWM Operation		
Banking, Data Memory	13	Special Event Trigger and A/D Conversions		56
BF bit	_	Timer Resources		53
Block Diagrams A/D Analog Input Model	00	CCP1 Module		
A/D	85	CCP2 Module		53
Analog Input Nodel	86	CCPR1H Register		
Capture Wode Operation		CCPR1L Register		53
Compare		CCPxM<3:0> bits		
Crystal/Ceramic Resonator Operation (HS, XT	55	CCPxX and CCPxY bits		54
	01	CKE bit		60
or LP Osc Configuration)	91	CKP bit		61
External Clock Input Operation	0.4	Code Examples		
(HS Osc Configuration)		Call of a Subroutine in Page 1 from Page 0		26
Interrupt Logic		Changing Between Capture Prescalers		
PIC16F73 and PIC16F76		Changing Prescaler Assignment to Timer0		
PIC16F74 and PIC16F77	7	Changing Prescaler Assignment to WDT		
PORTA		FLASH Program Read		
RA3:RA0 and RA5 Port Pins		Indirect Addressing		
RA4/T0CKI Pin	31			
PORTB		Initializing PORTA		
RB3:RB0 Port Pins	33	Reading a 16-bit Free-Running Timer		49
RB7:RB4 Port Pins		Saving STATUS, W, and PCLATH Registers		
PORTC (Peripheral Output Override)	35	in RAM		
		Writing a 16-bit Free-Running Timer		49

Code Protection	89, 103	CLRWDT	108
Computed GOTO	26	COMF	108
Configuration Bits	89	DECF	108
Continuous Receive Enable (CREN Bit)	70	DECFSZ	109
Conversion Considerations	162	GOTO	109
Ъ		INCF	109
D_		INCFSZ	109
$D/\overline{A}$ bit	60	IORLW	109
Data Memory	13	IORWF	109
Bank Select (RP1:RP0 bits)	13	MOVF	110
General Purpose Registers	13	MOVLW	110
Register File Map, PIC16F74/73		MOVWF	110
Register File Map, PIC16F77/76	14	NOP	110
Special Function Registers	16	RETFIE	110
Data/Address bit (D/A)	60	RETLW	110
DC and AC Characteristics		RETURNRLF	111
Graphs and Tables	141	RLF	111
DC Characteristics		RRF	111
Development Support	113	SUBLW	111
Device Differences	161	SUBLW	111
Device Overview	5	SUBWF	111
Features	5	SWAPF	112
Direct Addressing	27	XORLW	112
-		XORWF	112
E		Summary Tab	106
Electrical Characteristics	119	INT Interrupt (R30/NT). See Interrupt Sources	
Errata		INTCON Regula	
External Clock Input (RA4/T0CKI). See Timero	0	GIF b	
External Interrupt Input (RB0/INT). See Interru	ıpt Sources	INTO ort	21
F		UTF bit	21
		RBIF bit	21, 33
Firmware Instructions		TMR0IE bit	21
FSR Register	27	Inter-Integrated Circuit (I <sup>2</sup> C). See I <sup>2</sup> C Mode	
I		Interrupt Sources	89, 99
I/O Dorto	2/12	Interrupt-on-Change (RB7:RB4)	33
I/O Ports		RB0/INT Pin, External	9, 11, 100
Addressing	S	TMR0 Overflow	100
Addressing		USART Receive/Transmit Complete	69
Associated Registers		Interrupts	
Master Mode		Synchronous Serial Port Interrupt	23
Mode Selection Multi-Master Mode Operation Reception Slave Mode	60	Interrupts, Context Saving During	100
Operation		Interrupts, Enable bits	
Pocontion		Global Interrupt Enable (GIE bit)	
Slave Mode	00	Interrupt-on-Change (RB7:RB4) Enable (	
Slave Mode SCL and SDA pins	GE.	RB0/INT Enable (INTE bit)	
Transmission	00	TMR0 Overflow Enable (TMR0IE bit)	21
TransmissionICEPIC In-Circuit Emulator		Interrupts, Flag bits	
		Interrupt-on Change (RB7:RB4) Flag	
In-Circuit Serial Programming (ICSP)	103	(RBIF bit)	21
INDE Pogistor	103	Interrupt-on-Change (RB7:RB4) Flag	
INDF Register Indirect Addressin	27	(RBIF bit)	, ,
FSR Register		RB0/INT Flag (INTF bit)	
Instruction Format		TMR0 Overflow Flag (TMR0IF bit)	100
Instruction Set		K	
ADDLW			
ADDWF		KEELOQ Evaluation and Programming Tools	116
ANDLW		L	
ANDWF		<del>-</del>	
BCF		Load Conditions	
BSF	_	Loading of PC	26
BTFSC			
BTFSS			
CALL	_		
CLRF			
CLRW	108		

M		PICSTART Plus Entry Level	
Master Clear (MCLR)	8, 10	Development Programmer	
MCLR Reset, Normal Operation		PIE1 Register	
MCLR Reset, SLEEP		PIE2 Register	24
Operation and ESD Protection		Pinout Descriptions	
MCLR/VPP Pin		PIC16F73/PIC16F76	
MCLR/VPP Pin	10	PIC16F74/PIC16F77	
Memory Organization	13	PIR1 Register	
Data Memory		PIR2 Register	
Program Memory		PMADR Register	
Program Memory and Stack Maps	13	PMADRH Register	
MPLAB C17 and MPLAB C18 C Compilers	113	POP	26
MPLAB ICD In-Circuit Debugger	115	POR. See Power-on Reset	0.40
MPLAB ICE High Performance Universal In-Circ	uit	PORTA	
Emulator with MPLAB IDE	114	Analog Port Pins	۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰
MPLAB Integrated Development		Associated RegistersPORTA Register	24
Environment Software		PAA/TOCKI Din	0 10
MPLINK Object Linker/MPLIB Object Librarian	114	RA4/T0CKI PinRA5/SS/AN4 PinTRISA Register	0, 10
0		TDISA Pogistor	
		PORTA Register	31
OPCODE Field Descriptions		PORTA RegisterPORTB	0 11
OPTION_REG Register		Associated Rogi fers	3/
INTEDG bit		PORTB Register	
PS2:PS0 bits		Pull-up Lable (RBPU bit)	
PSA bit		RB0/LNT Edge Select (INTEDG bit)	
RBPU bit		RBC n. T Pin, External	
TOCS bit		B7:RB4 Interrupt-on-Change	
TOSE bit		RB7:RB4 Interrupt-on-Change Enable	
OSC1/CLKI Pin	,	(RBIE bit)	100
OSC2/CLKO Pin	,	RB7:RB4 Interrupt-on-Change Flag	
Oscillator Configuration		(RBIF bit)	21, 33, 100
Oscillator Configurations		TRISB Register	
Crystal Oscillator/Ceramic Resonators	'//\	PORTB Register	
HS		PORTC	
LP	91,95	Associated Registers	
VT	91 95	PORTC Register	
XTOscillator, WDT	101	RC0/T1OSO/T1CKI Pin	
Oscillator, WD1	101	RC1/T1OSI/CCP2 Pin	,
P X2	ı <sup>*</sup>	RC2/CCP1 Pin	,
P (STOP) bit	60	RC3/SCK/SCL Pin	9 <b>,</b> 11
P (STOP) bit	151	RC4/SDI/SDA Pin	9 <b>,</b> 11
Paging, Program Memory	26	RC5/SDO Pin	9, 11
Parallel Slave Port	20	RC6/TX/CK Pin	9, 11, 70
Associated Registers	41	RC7/RX/DT Pin	
Parallel Slave Port Associated Registers Parallel Slave Port (PSP) RE0/RD/AN5 Pto RE1/WR/AN6 Pto	36, 40	TRISC Register	35
RE0/RD/AN5 Pi	12, 39	PORTC Register	35
RE1/WR/ANG Pro	12 <b>,</b> 39	PORTD	12
RE2/CS/AN7 Pm	12 <b>,</b> 39	Associated Registers	36
Select PSPMODE bit)	36, 37	Parallel Slave Port (PSP) Function	36
PCFG0 bit =	84	PORTD Register	36
PCFG1 bit		TRISD Register	
PCFG2 bit		PORTD Register	36
PCL Register		PORTE	12
PCLATH Register	26	Analog Port Pins	12, 39
PCON Register		Associated Registers	
POR Bit		Input Buffer Full Status (IBF bit)	
PICDEM 1 Low Cost PICmicro		Input Buffer Overflow (IBOV bit)	
Demonstration Board	115	PORTE Register	
PICDEM 17 Demonstration Board		PSP Mode Select (PSPMODE bit)	
PICDEM 2 Low Cost PIC16CXX		RE0/ <u>RD/</u> AN5 Pin	
Demonstration Board	115	RE1/ <u>WR</u> /AN6 Pin	,
PICDEM 3 Low Cost PIC16CXXX		RE2/CS/AN7 Pin	,
Demonstration Board	116	TRISE Register	37

PORTE Register	37	RCSTA Register	
Postscaler, WDT		CREN bit	70
Assignment (PSA bit)	20	OERR bit	70
Rate Select (PS2:PS0 bits)		SPEN bit	69
Power-down Mode. See SLEEP		SREN bit	
Power-on Reset (POR)	89, 93, 95, 96	RD0/PSP0 Pin	12
Oscillator Start-up Timer (OST)		RD1/PSP1 Pin	12
POR Status (POR bit)		RD2/PSP2 Pin	
Power Control (PCON) Register		RD3/PSP3 Pin	12
Power-down (PD bit)		RD4/PSP4 Pin	12
Power-up Timer (PWRT)		RD5/PSP5 Pin	
Time-out (TO bit)		RD6/PSP6 Pin	12
PR2 Register		RD7/PSP7 Pin	12
Prescaler, Timer0		RE0/RD/AN5 Pin	12
Assignment (PSA bit)	20	RE1/WR/AN6 Pin	12
Rate Select (PS2:PS0 bits)		RE2/CS/AN7 Pin	12
PRO MATE II Universal Device Programme		RE2/CS/AN7 PinRead-Modify-Write Operations	105
Program Counter		Receive Overflow Indicator bit (SSPO)	61
RESET Conditions	95	Register File	13
Program Memory	29	Registers	
Associated Registers	30	ADCON0 (A/D Control (	83
Interrupt Vector	13	ADCON0 (A/D Contro. 0) Register	83
Memory and Stack Maps	13	ADCON1 (A/D Control 1)	83
Operation During Code Protect	30	ADCON1 (A/D C vinol 1) Register	
Organization	13	ADRES (A/D Cesult)	83
Paging	26	CCP1CQN CCP2CON (CCP Control) Registers	54
PMADR Register	29	Configure han Word Register	90
PMADRH Register		Initial, ation Conditions (table)9	<del>)</del> 6—97
Reading FLASH		INTOIN (Interrupt Control)	
Reading, PMADR Register	29	TCON (Interrupt Control) Register	
Reading, PMADRH Register	29	OPTION_REG	20
Reading, PMCON1 Register	29	OPTION_REG Register2	
Reading, PMDATA Register		PCON (Power Control)	
Reading, PMDATH Register	29	PCON (Power Control) Register	
RESET Vector	<sup>1</sup> 317	PIE1 (Peripheral Interrupt Enable 1)	
Program Verification		PIE1 (Peripheral Interrupt Enable 1) Register	
Programming Pin (VPP)	851	PIE2 (Peripheral Interrupt Enable 2)	
Programming, Device Instructions	105	PIE2 (Peripheral Interrupt Enable 2) Register	
PUSH	26	PIR1 (Peripheral Interrupt Request 1)	
R	XT	PIR1 (Peripheral Interrupt Request 1) Register	
P/W bit	60, 66, 67	PIR2 (Peripheral Interrupt Request 2)	
		PIR2 (Peripheral Interrupt Request 2) Register	24
PA1/AN1 Pin	8 10	PMCON1 (Program Memory Control 1)	20
RA1/AN1 PinRA2/AN2 Pin	8 10	Register Control Position	
RA3/AN3/VREF Pin	8 10	(	70
PAA/TOCKI Pin		Special Function, Summary	
RA4/T0CKI Pin RA5/SS/AN4 Pin	8 10	SSPCON (Sync Serial Port Control) Register	
RAM. See Data Memory		SSPSTAT (Sync Serial Port Status) Register	
	9 11	STATUS Register T1CON (Timer 1 Control) Register	
RB0/INT Pin	9 11	T2CON (Timer 1 Control) Register	
RB2 Pin	9 11	TRISE Register	
RB3/PGM Pin	•	TXSTA (Transmit Status and Control) Register	
RB4 Pin	,	RESET8	
RB5 Pin		Brown-out Reset (BOR). See Brown-out Reset (BO	,
RB6/PGC Pin	,	MCLR Reset. See MCLR	J11)
RB7/PGD Pin	,	Power-on Reset (POR). See Power-on Reset (PO	R)
RC0/T10S0/T1CKI Pin	,	RESET Conditions for All Registers	,
RC1/T1OSI/CCP2 Pin	,	RESET Conditions for PCON Register	
RC2/CCP1 Pin	,	RESET Conditions for Program Counter	
RC3/SCK/SCL Pin		RESET Conditions for STATUS Register	
RC4/SDI/SDA Pin	,	RESET	00
RC5/SDO Pin	,	WDT Reset. See Watchdog Timer (WDT)	
RC6/TX/CK Pin	,	Revision History	161
RC7/RX/DT Pin	,		

S		Timer1	47
S (START) bit	60	Associated Registers	50
SCI. See USART		Asynchronous Counter Mode	
SCL	65	Capacitor Selection	50
Serial Communication Interface. See USART	05	Counter Operation	
SLEEP	90 02 102	Operation in Timer Mode	48
SMP bit	, ,	Oscillator	50
Software Simulator (MPLAB SIM)		Prescaler	50
		RC0/T1OSO/T1CKI Pin	9, 11
Special Features of the CPU		RC1/T1OSI/CCP2 Pin	9 <b>,</b> 11
Special Function Registers		Resetting of Timer1 Registers	50
Speed, Operating		Resetting Timer1 using a CCP Trigger Output	
SPI Mode		Synchronized Counter Mode	
Associated Registers		TMR1H Register	
Serial Clock (SCK pin)		TMR1L Register	
Serial Data In (SDI pin)		Timer2	51
Serial Data Out (SDO pin)		Timer2	52
Slave Select	59	Output	51
SSP		Postscaler	51
Overview	0.40	PostscalerPrescaler	51
RA5/SS/AN4 Pin		Prescaler and Post scaler	
RC3/SCK/SCL Pin	,	Timing Diagrams	
RC4/SDI/SDA Pin	- 7	A/D Conversity	139
RC5/SDO Pin	,	Brown-out ( -set	
SSP I <sup>2</sup> C Operation		Capture Compare/PWM (CCP1 and CCP2)	
Slave Mode		CLKCUT and I/O	
SSPEN bit		External Clock	
SSPIF bit	23	C bus Data	
SSPM<3:0> bits	-	Bus START/STOP bits	
SSPOV bit		1 <sup>2</sup> C Reception (7-bit Address)	
Stack		1 <sup>2</sup> C Transmission (7-bit Address)	
Overflows	26	Parallel Slave Port	
Underflow	26	Parallel Slave Port Read Waveforms	
STATUS Register		Parallel Slave Port Write Waveforms	
DC Bit	19		
IRP Bit PD Bit TO Bit		Power-up Timer	
<u>PD</u> Bit	93	PWM Output RESET	
TO Bit		Slow Rise Time (MCLR Tied to VDD Through	120
Z Bit	19		0.0
Z BitSynchronous Serial Port Enable bit (SSPEN)	61	RC Network) SPI Master Mode (CKE = 0, SMP = 0)	
Synchronous Serial Port Interrupt bit (SSPIX) I.	23	,	
Synchronous Serial Port Mode Select bits		SPI Master Mode (CKE = 1, SMP = 1)	
(SSPM<3:0>)	61	SPI Mode (Master Mode)	
Synchronous Serial Port. See SSN		SPI Mode (Slave Mode with CKE = 0)	
T ~ KKY		SPI Mode (Slave Mode with CKE = 1)	
T (%)		SPI Slave Mode (CKE = 0)	133
T1CKPS0 bit	47	SPI Slave Mode (CKE = 1)	
T1CKPS1 bit	47	Start-up Timer	1∠8
T1OSCEN bit	47	Time-out Sequence on Power-up (MCLR Not	
T1SYNC bitX	47	Tied to VDD)	0.0
T2CKPS0 bi	52	Case 1	
T2CKPS1 bit 1	52	Case 2	
TAD		Time-out Sequence on Power-up (MCLR Tied t	
Time-out Sequence	94	Through RC Network)	
Timer0	43	Timer0	
Associated Registers	45	Timer1	
Clock Source Edge Select (T0SE bit)	20	USART Asynchronous Master Transmission	74
Clock Source Select (T0CS bit)		USART Asynchronous Master Transmission	
External Clock		(Back to Back)	
Interrupt		USART Asynchronous Reception	
Overflow Enable (TMR0IE bit)		USART Synchronous Receive (Master/Slave)	137
Overflow Flag (TMR0IF bit)		USART Synchronous Reception	
Overflow Interrupt		(Master Mode, SREN)	
Prescaler		USART Synchronous Transmission	78
RA4/T0CKI Pin, External Clock		USART Synchronous Transmission	
TOCKI	,	(Master/Slave)	137

USART Synchronous Transmission	
(Through TXEN)	78
Wake-up from SLEEP via Interrupt1	03
Watchdog Timer1	
Timing Parameter Symbology1	
Timing Requirements	
Capture/Compare/PWM (CCP1 and CCP2)1	30
CLKOUT and I/O1	
External Clock1	
I <sup>2</sup> C Bus Data1	
I2C Bus START/STOP Bits	
Parallel Slave Port	
	31
RESET, Watchdog Timer, Oscillator	
Start-up Timer, Power-up Timer	00
and Brown-out Reset1	
SPI Mode1	
Timer0 and Timer1 External Clock1	
USART Synchronous Receive1	
USART Synchronous Transmission1	
TMR1CS bit	47
TMR1ON bit	47
TMR2ON bit	52
TOUTPS<3:0> bits	52
TRISA Register	31
TRISB Register	
TRISC Register	
TRISD Register	
TRISE Register	
IBF Bit	
IBOV Bit	
PSPMODE bit	
TXSTA Register	51
SYNC bit	60
TRMT bit	
TX9 bit	
	50
TX9D bit	21
TXEN bit	93
U	•
X, '\	60
UA	60
Universal Synchronous Asynchronous	
Receiver Transmitter. See USART	
Update Address bit, UA	60
USARI	69
Asynchronous Mode	73
Asynchronous Receiver	75
USART  Asynchronous Mode  Asynchronous Receiver  Asynchronous Reception	76
Associated Registers	76
Asynchronous Transmission	
Associated Pegisters	74
Asynchronous transmitter	73

Baud Rate Generator (BRG)	
Baud Rate Formula	
Baud Rates, Asynchronous M	lode
(BRGH = 0)	72
Baud Rates, Asynchronous M	
	72
Sampling	
Mode Select (SYNC Bit)	
Overrun Error (OERR Bit)	
RC6/TX/CK Pin	
RC7/RX/DT Pin	
Serial Port Enable (SPEN Bit)	
Single Receive Enable (SREN Bit)	
Synchronous Master Mode	77
Synchronous Master Reception	79
Associated Registers	80
Associated Registers Synchronous Master Transmission	
Associated Registers	
Synchronous Slave Mode	80
Synchronous Slave Mode Synchronous Slave Recept on	8′
Associated Registers	8 <sup>2</sup>
Associated Registers Synchronous Slave 7. nomission	81
Associated Rogh ters	۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰۰
Transmit Data 9 Dit (TX9D)	٥
Transmit Enal (TXEN bit)	
Transmit Lable, Nine-bit (TX9 bit)	
Transmit St. ft Register Status (TR	MT bit)69
N N	
Walter up from SLEEP	
nterrupts	
MCLR Reset	
WDT Reset	
Wake-up Using Interrupts	
Watchdog Timer (WDT)	89 <b>,</b> 10 <sup>4</sup>
Associated Registers	
Enable (WDTE Bit)	
Postscaler, See Postscaler, WDT	•
Programming Considerations	10
RC Oscillator	10
Time-out Period	
WDT Reset, Normal Operation	
WDT Reset, Normal Operation	93, 90, 90
WCOL bit	
Write Collision Detect bit (WCOL)	
WWW, On-Line Support	

#### **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- · Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- · Device Errata
- Job Postings
- Microchip Consultant Program Memobilisting
- Links to other useful web sites related to Microchip Products
- Conferences for products. Development Systems, technical information and proper
- Listing of seminars and events

#### **Systems Information and Upgrade Hot Line**

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-792-7302 for the rest of the world.

WWW.ENROO.COM

013001

то.

### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

RE:	Reader Response
Fror	Company Address City / State / ZIP / Country Telephone: ( , ) - FAX: ( , )
App	lication (optional):
Wou	ıld you like a reply?YN
Dev	ice: PIC16F7X Literature Number: DS30325B
Que	stions:
1.	lication (optional):  uld you like a reply?YN  ice: PIC16F7X Literature Number: DS30325B  stions:  What are the best features of this document?
2.	How does this document meet your hardware and software development needs?
	AIV
3.	Do you find the organization of this data sheet easy to follow? If not, why?
	<u> </u>
4.	What additions to the data sheet do you think would enhance the structure and subject?
	K. E. IV
5.	What deletions from the data sheet could be made without affecting the overall usefulness?
•	CE VIII
6.	Is there any incorrect or misleading information (what and where)?
7.	How would you improve this document?
8.	How would you improve our software, systems, and silicon products?
•	
,	

#### PIC16F7X PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.   Device	X /XX       Temperature Package Range	XXX       Pattern	Examples:  a) PIC16F77-I/P 301 = Industrial temp., PDIP package, normal VDD limits, QTP pattern #301.  b) PIC16LF76-I/SO = Industrial temp., SOIC	
Device	PIC16F7X <sup>(1)</sup> , PIC16F7XT <sup>(1)</sup> , PIC16LF7X <sup>(1)</sup> , PIC16LF7XT <sup>(1)</sup>	VDD range 4.0V to 5.5V (1); VDD range 2.0V to 5.5V	package, Extended VDD limits. c) PIC16F74-E/P = Extended temp., PDIP package, normal VDD limits.	
Temperature Range	I = -40°C to +85°C E = -40°C to +125°C		Note 1: F = CMOS FLASH	
Package	ML = MLF (Micro Lea PT = TQFP (Thin Qui SO = SOIC SP = Skinny Plastic E P = PDIP L = PLCC SS = SSOP	ad Flatpáck) DIP	LF = Low Power CM S FLASH  2: T = in tape and rear - SOIC, PLCC, SSOP, LOEP packages only.	
Pattern	QTP, SQTP, Code or Specia (blank otherwise)	Requirements	W.ENROO.	

#### **Sales and Support**

#### **Data Sheets**

Products supported by a preliminary Data Shaperby have an errata sheet describing minor operational differences and recommended workarounds. To determine if an exact sheet exists for a particular device, please contact one of the following:

- Your local Microchip sales office
- The Microchip Corporate Literator Center U.S. FAX: (480) 792-7277 The Microchip Worldwide Strawww.microchip.com)

Please specify which device vision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System
Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



## 单片机集成方案全方位解决服务商 优质智能电子产品"芯"方案解决商

## 联系信息:

深圳市英锐恩科技有限公司 ENROO-TECH (SHENZHEN) CO.,LTD 中国·深圳市福田区福华路嘉汇新城汇商中心27楼2701室

Enroo-Tech Technologies CO., Limited

香港荃灣青山道 388 號中國染廠大廈 17 樓 A 室

of ENROO.COM 联系电话: 86-755-82543411,83167411,83283911,88845951

联系传真: 86-755-82543511 全国热线: 4007-888-234 联系邮件: enroo@enroo.com

http://www.enroo-twh 公司网站: http://www.enroo.com

