

Document Title**512K x 8 bit NAND Flash Memory**Revision History

<u>Revision No.</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial issue.	April 10th 1998	Preliminary
1.0	1. Changed Operating Voltage 2.7V ~ 5.5V → 3.0V ~ 5.5V	July 14th 1998	
1.1	Data Sheet 1999 1. Added CE don't care mode during the data-loading and reading	April 10th 1999	
1.2	1. Changed device name - KM29W040AT -> K9F4008W0A-TCB0 - KM29W040AIT -> K9F4008W0A-TIB0	Sep. 15th 1999	
1.3	1. Powerup sequence is added : Recovery time of minimum 1μs is required before internal circuit gets ready for any command sequences	Jul. 23th 2001	

The diagram shows three signals: Vcc, WP, and WE. Vcc starts at ~2.5V, ramps up, and then levels off at ~2.5V. WP is high during the initial ramp and then goes low. WE has a pulse that occurs after Vcc has reached its final level, with a 1μs delay indicated between the Vcc ramp and the WE pulse.

2. AC parameter tCLR(CLE to $\overline{RE}$ Delay, min 50ns) is added.

3. AC parameter tAR is divided into tAR1, tAR2 (before revision)

ALE to $\overline{RE}$ Delay	tAR	250	-	ns
------------------------------	-----	-----	---	----

(after revision)

ALE to $\overline{RE}$ Delay(ID Delay)	tAR1	20	-	ns
ALE to $\overline{RE}$ Delay(Read Cycle)	tAR2	250	-	ns

1.4	1. Correct some terminology. tRSTO,tCSTO --> tREA,tCEA 2. Note is added. (VIL can undershoot to -0.4V and VIH can overshoot to VCC +0.4V for durations of 20 ns or less.)	Jun. 27th 2003	
-----	--	----------------	--

Note : For more detailed features and specifications including FAQ, please refer to Samsung's Flash web site.
<http://www.samsung.com/Products/Semiconductor/Flash/TechnicalInfo/datasheets.htm>

The attached datasheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions about device. If you have any questions, please contact the SAMSUNG branch office near you.

512K x 8 Bit NAND Flash Memory

FEATURES


- Voltage Supply: 3.0V~5.5V
- Organization
 - Memory Cell Array : 512K x 8 bit
 - Data Register : 32 x 8 bit
- Automatic Program and Erase (Typical)
 - Frame Program : 32 Byte in 500 μ s
 - Block Erase : 4K Byte in 6ms
- 32-Byte Frame Read Operation
 - Random Access : 15 μ s(Max.)
 - Serial Frame Access : 120ns(Min.)
- Command/Address/Data Multiplexed I/O port
- Low Operation Current (Typical)
 - 10 μ A Standby Current
 - 10mA Read/ Program/Erase Current
- Reliable CMOS Floating-Gate Technology
 - Endurance : 100K Program/Erase Cycles
- Package
 - 44(40) - Lead TSOP Type II (400mil / 0.8 mm pitch)

GENERAL DESCRIPTION

The K9F4008W0A is a 512Kx8bit NAND Flash Memory. Its NAND cell structure provides the most cost-effective solution for Digital Audio Recording. A Program operation programs a 32-byte frame in typical 500 μ s and an Erase operation erase a 4K-byte block in typical 6ms. Data in a frame can be read out at a burst cycle rate of 120ns/byte. The I/O pins serve as the ports for address and data input/output as well as for command inputs. The on-chip write controller automates the program and erase operations, including program or erase pulse repetition where required, and performs internal verification of cell data.

The K9F4008W0A is an optimum solution for flash memory application that do not require the high performance levels or capacity of larger density flash memories. These application include data storage in digital Telephone Answering Devices(TAD) and other consumer applications that require voice data storage.

PIN CONFIGURATION



44(40) TSOP (II)

PIN DESCRIPTION

Pin Name	Pin Function
I/O ₀ ~ I/O ₇	Data Inputs/Outputs
CLE	Command Latch Enable
ALE	Address Latch Enable
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{RE}}$	Read Enable
$\overline{\text{WE}}$	Write Enable
$\overline{\text{WP}}$	Write Protect
GND	Ground Input
R/B	Ready/Busy output
Vcc	Power
Vss	Ground
N.C	No Connection

NOTE : Connect all Vcc and Vss pins of each device to common power supply outputs.
Do not leave Vcc, Vss or GND inputs disconnected.

Figure 1. FUNCTIONAL BLOCK DIAGRAM





Figure 2. ARRAY ORGANIZATION



	I/O ₀	I/O ₁	I/O ₂	I/O ₃	I/O ₄	I/O ₅	I/O ₆	I/O ₇	Column Address (A ₀ -A ₄) Frame Address (A ₅ -A ₆)
1st Cycle	A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇	
2nd Cycle	A ₈	A ₉	A ₁₀	A ₁₁	A ₁₂	A ₁₃	A ₁₄	A ₁₅	Row Address (A ₇ -A ₁₁)
3rd Cycle	A ₁₆	A ₁₇	A ₁₈	X ^{*(1)}	X [*]	X [*]	*X	*X	Block Address (A ₁₂ -A ₁₈)

NOTE : ^{*(1)} : X can be V_{IL} or V_{IH}

* The device ignores any additional input of address cycles than required.

PRODUCT INTRODUCTION

The K9F4008W0A is a 4M bit memory organized as 4096 rows by 1024 columns. A 256-bit data register is connected to memory cell arrays accommodating data transfer between the registers and the cell array during frame read and frame program operations. The memory array is composed of unit NAND structures in which 8 cells are connected serially.

Each of the 8 cells reside in a different row. A block consists of the 32 rows, totaling 4096 unit NAND structures of 8bits each. The array organization is shown in Figure 2. The program and read operations are executed on a frame basis, while the erase operation is executed on a block basis. The memory array consists of 128 separately erasable 4K-byte blocks.

The K9F4008W0A has addresses multiplexed into 8 I/O pins. This scheme not only reduces pin count but allows systems upgrades to higher density flash memories by maintaining consistency in system board design. Command, address and data are all written through I/O's by bringing $\overline{WE}$ to low while $\overline{CE}$ is low. Data is latched on the rising edge of $\overline{WE}$. Command Latch Enable(CLE) and Address Latch Enable(ALE) are used to multiplex command and address respectively, via the I/O pins. All commands require one bus cycle except for Block Erase command which requires two cycles. For byte-level addressing, the 512K byte physical space requires a 19-bit address, low row address and high row address. Frame Read and frame Program require the same three address cycles following by a command input. In the Block Erase operation, however, only the two row address cycles are required. Device operations are selected by writing specific commands into the command register. Table 1 defines the specific commands of the K9F4008W0A.

Table 1. COMMAND SETS

Function	1st. Cycle	2nd. Cycle	Acceptable Command during Busy
Read	00h	-	
Reset	FFh	-	O
Frame Program	80h	10h	
Block Erase	60h	D0h	
Status read	70h	-	O
Read ID	90h	-	

Caution : Any undefined command inputs are prohibited except for above command set of Table 1.

PIN DESCRIPTION

Command Latch Enable(CLE)

The CLE input controls the path activation for commands sent to the command register. When active high, commands are latched into the command register through the I/O ports on the rising edge of the $\overline{WE}$ signal.

Address Latch Enable(ALE)

The ALE input controls the activating path for address to the internal address registers. Addresses are latched on the rising edge of $\overline{WE}$ with ALE high.

Chip Enable($\overline{CE}$)

The $\overline{CE}$ input is the device selection control. When $\overline{CE}$ goes high during a read operation the device is returned to standby mode. However, when the device is in the busy state during program or erase, $\overline{CE}$ high is ignored, and does not return the device to standby mode.

Write Enable($\overline{WE}$)

The $\overline{WE}$ input controls writes to the I/O port. Commands, address and data are latched on the rising edge of the $\overline{WE}$ pulse.

Read Enable($\overline{RE}$)

The $\overline{RE}$ input is the serial data-out control, and when active drives the data onto the I/O bus. Data is valid t_{REA} after the falling edge of $\overline{RE}$ which also increments the internal column address counter by one.

I/O Port : I/O₀ ~ I/O₇

The I/O pins are used to input command, address and data, and to output data during read operations. The I/O pins float to high-z when the chip is deselected or when the outputs are disabled.

Write Protect($\overline{WP}$)

The $\overline{WP}$ pin provides inadvertent write/erase protection during power transitions. The internal high voltage generator is reset when the $\overline{WP}$ pin is active low.

Ready/Busy($\overline{R/B}$)

The R/B output indicates the status of the device operation. When low, it indicates that a program, erase or random read operation is in process and returns to high state upon completion. It is an open drain output and does not float to high-z condition when the chip is deselected or when outputs are disabled.

ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Rating	Unit
Voltage on any pin relative to Vss		V _{IN}	-0.6 to +7.0	V
Temperature Under Bias	K9F4008W0A-TCB0	T _{BIAS}	-10 to +125	°C
	K9F4008W0A-TIB0		-40 to +125	
Storage Temperature		T _{STG}	-65 to +150	°C

NOTE :

1. Minimum DC voltage is -0.6V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20ns.
Maximum DC voltage on input/output pins is V_{CC}+0.3V which, during transitions, may overshoot to V_{CC}+2.0V for periods <20ns.
2. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

(Voltage reference to GND, K9F4008W0A-TCB0: T_A=0 to 70°C, K9F4008W0A-TIB0: T_A=-40 to 85°C)

Parameter	Symbol	Min	Typ.	Max	Unit
Supply Voltage	V _{CC}	3.0	-	5.5	V
Supply Voltage	V _{SS}	0	0	0	V

DC AND OPERATING CHARACTERISTICS(Recommended operating conditions otherwise noted.)

Parameter		Symbol	Test Conditions	V _{CC} = 3.0V ~ 3.6V			V _{CC} = 3.6V ~ 5.5V			Unit
				Min	Typ	Max	Min	Typ	Max	
Operating Current	Burst Read Cycle	I _{CC1}	t _{RC} =120ns, $\overline{CE}=V_{IL}$, I _{OUT} =0mA	-	5	10	-	10	20	mA
	Program	I _{CC2}	-	-	5	10	-	10	20	
	Erase	I _{CC3}	-	-	5	10	-	10	20	
Stand-by Current(TTL)		I _{SB1}	$\overline{CE}=V_{IH}$, $\overline{WP}=0V/V_{CC}$	-	-	1	-	-	1	μA
Stand-by Current(CMOS)		I _{SB2}	$\overline{CE}=V_{CC}-0.2$, $\overline{WP}=0V/V_{CC}$	-	10	50	-	10	50	
Input Leakage Current		I _{LI}	V _{IN} =0 to 5.5V	-	-	±10	-	-	±10	
Output Leakage Current		I _{LO}	V _{OUT} =0 to 5.5V	-	-	±10	-	-	±10	V
Input High Voltage, All inputs		V _{IH}	-	2.4	-	V _{CC} +0.3	2.4	-	V _{CC} +0.5	
Input Low Voltage, All inputs		V _{IL}	-	-0.3	-	0.6	-0.3	-	0.8	
Output High Voltage Level		V _{OH}	I _{OH} =-400μA	2.4	-	-	2.4	-	-	mA
Output Low Voltage Level		V _{OL}	I _{OL} =2.1mA	-	-	0.4	-	-	0.4	
Output Low Current(R/B)		I _{OL} (R/B)	V _{OL} =0.4V	8	10	-	8	10	-	

NOTE : V_{IL} can undershoot to -0.4V and V_{IH} can overshoot to V_{CC} +0.4V for durations of 20 ns or less.

VALID BLOCK

Parameter	Symbol	Min	Typ.	Max	Unit
Valid Block Number	NvB	125	-	128	Block

NOTE :

1. The K9F4008W0A may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is presented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits. Do not erase or program factory-marked bad blocks. Refer to the attached technical notes for a appropriate management of invalid blocks.
2. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.

AC TEST CONDITION

(K9F4008W0A-TCB0:TA=0 to 70°C, K9F4008W0A-TIB0:TA=-40 to 85°C, VCC=3.0V ~ 5.5V unless otherwise noted)

Parameter	Value	
	Vcc=3.0V ~ 3.6V	Vcc=3.6V ~ 5.5V
Input Pulse Levels	0.4V to 2.6V	0.4V to 2.6V
Input Rise and Fall Times	5ns	
Input and Output Timing Levels	0.8V and 2.0V	
Output Load	1 TTL GATE and CL = 100pF	

CAPACITANCE(TA=25°C, Vcc=5.0V, f=1.0MHz)

Item	Symbol	Test Condition	Min	Max	Unit
Input / Output Capacitance	C _{I/O}	V _{IL} =0V	-	10	pF
Input Capacitance	C _{IN}	V _{IN} =0V	-	10	pF

NOTE : Capacitance is periodically sampled and not 100% tested.

MODE SELECTION

CLE	ALE	CE	WE	RE	WP	Mode	
H	L	L		H	X	Read Mode	Command Input
L	H	L		H	X		Address Input(3clock)
H	L	L		H	H	Write Mode	Command Input
L	H	L		H	H		Address Input(3clock)
L	L	L		H	H	Data Input	
L	L	L	H		X	Sequential Read & Data Output	
L	L	L	H	H	X	During Read(Busy)	
X	X	X	X	X	H	During Program(Busy)	
X	X	X	X	X	H	During Erase(Busy)	
X	X ⁽¹⁾	X	X	X	L	Write Protect	
X	X	H	X	X	0V/Vcc ⁽²⁾	Stand-by	

NOTE : 1. X can be V_{IL} or V_{IH}

2. WP should be biased to CMOS high or CMOS low for standby.

Program/Erase Characteristics

Parameter	Symbol	Min	Typ	Max	Unit
Program Time	t _{PROG}	-	0.5	1	ms
Number of Partial Program Cycles in the Same Frame	Nop	-	-	10	cycles
Block Erase Time	t _{BERS}	-	6	10	ms

AC Timing Characteristics for Command / Address / Data Input

Parameter	Symbol	Min	Max	Unit
CLE Set-up Time	tCLS	50	-	ns
CLE Hold Time	tCLH	50	-	ns
$\overline{\text{CE}}$ Setup Time	tCS	50	-	ns
$\overline{\text{CE}}$ Hold Time	tCH	50	-	ns
$\overline{\text{WE}}$ Pulse Width	tWP	60	-	ns
ALE Setup Time	tALS	50	-	ns
ALE Hold Time	tALH	50	-	ns
Data Set-up Time	tDS	40	-	ns
Data Hold Time	tDH	20	-	ns
Write Cycle Time	tWC	120	-	ns
$\overline{\text{WE}}$ High Hold Time	tWH	40	-	ns

AC Characteristics for Operation

Parameter	Symbol	Min	Max	Unit
Data Transfer from Cell to Register	tR	-	15	μs
ALE to $\overline{\text{RE}}$ Delay(ID Delay)	tAR1	20	-	ns
ALE to $\overline{\text{RE}}$ Delay(Read Cycle)	tAR2	250	-	ns
$\overline{\text{CE}}$ low to $\overline{\text{RE}}$ low (ID read)	tCR	250	-	ns
CLE to $\overline{\text{RE}}$ Delay	tCLR	50	-	ns
Ready to $\overline{\text{RE}}$ Low	tRR	100	-	ns
$\overline{\text{RE}}$ Pulse Width	tRP	60	-	ns
$\overline{\text{WE}}$ High to Busy	tWB	-	200	ns
Read Cycle Time	tRC	120	-	ns
$\overline{\text{RE}}$ Access Time	tREA	-	50	ns
$\overline{\text{RE}}$ High to Output Hi-Z	tRHZ	0	30	ns
$\overline{\text{CE}}$ High to Output Hi-Z	tCHZ	-	50	ns
$\overline{\text{RE}}$ High Hold Time	tREH	40	-	ns
Output Hi-Z to $\overline{\text{RE}}$ Low	tIR	0	-	ns
$\overline{\text{CE}}$ High to Ready(in case of interception by $\overline{\text{CE}}$ at read)	tCRY	-	$100 + t_r(R/\overline{\text{B}})^{(1)}$	ns
$\overline{\text{RE}}$ Low to Status Output	tRSTO	-	60	ns
$\overline{\text{CE}}$ Low to Status Output	tCSTO	-	70	ns
$\overline{\text{WE}}$ High to $\overline{\text{RE}}$ Low	tWHR	50	-	ns
$\overline{\text{RE}}$ access time(Read ID)	tWHRID	100	-	ns
Device Resetting Time(Read/Program/Erase)	tRST	-	5/10/500	μs

NOTE : 1. The time to Ready depends on the value of the pull-up resistor tied R/ $\overline{\text{B}}$ pin.

NAND Flash Technical Notes

Invalid Block(s)

Invalid blocks are defined as blocks that contain one or more invalid bits whose reliability is not guaranteed by Samsung. The information regarding the invalid block(s) is called as the invalid block information. The invalid block information is written to the 1st or the 2nd page of the invalid block(s) with 00h data. Devices with invalid block(s) have the same quality level or as devices with all valid blocks and have the same AC and DC characteristics. An invalid block(s) does not affect the performance of valid block(s) because it is isolated from the bit line and the common source line by a select transistor. The system design must be able to mask out the invalid block(s) via address mapping. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.

Identifying Invalid Block(s)

All device locations are erased(FFh) except locations where the invalid block information is written prior to shipping. Since the invalid block information is also erasable in most cases, it is impossible to recover the information once it has been erased. Therefore, the system must be able to recognize the invalid block(s) based on the original invalid block information and create the invalid block table via the following suggested flow chart(Figure 1). Any intentional erasure of the original invalid block information is prohibited.





Figure 1. Flow chart to create invalid block table.

K9F4008W0A Technical Notes(Continued)**Error in program or erase operation**

Over its life time, the additional invalid blocks may develop with NAND Flash memory. Refer to the qualification report for the actual data. The following possible failure modes should be considered to implement a highly reliable system. In the case of status read failure after erase or program, block replacement should be done. Because program status fail during a page program does not affect the data of the other pages in the same block, block replacement can be executed with a page-sized buffer by finding an erased empty block and reprogramming the current target data and copying the rest of the replaced block. To improve the efficiency of memory space, it is recommended that the read or verification failure due to single bit error be reclaimed by ECC without any block replacement. The said additional block failure rate does not include those reclaimed blocks.

Failure Mode		Detection and Countermeasure sequence
Block	Erase Failure	Read after Erase --> Block Replacement
Frame	Program Failure	Status Read after Program --> Block Replacement
Single Bit	Program Failure ("1" --> "0")	Block Verify after Program --> Block Replacement

Block Replacement*** Step1**

When an error happens in the nth page of the Block 'A' during erase or program operation.

*** Step2**

Copy the nth page data of the Block 'A' in the buffer memory to the nth page of another free block. (Block 'B')

*** Step3**

Then, copy the data in the 1st ~ (n-1)th page to the same location of the Block 'B'.

*** Step4**

Do not erase or program to Block 'A' by creating an 'invalid Block' table or other appropriate scheme.

During Erase operation ;

When the error occurs after an erase operation, prevent future accesses to this bad block (again by creating a table within the system or other appropriate scheme.)

System Interface Using $\overline{\text{CE}}$ don't-care.

For a easier system interface, $\overline{\text{CE}}$ may be inactive during the data-loading or sequential data-reading as shown below. The internal 32byte page registers are utilized as separate buffers for this operation and the system design gets more flexible. In addition, for voice or audio applications which use slow cycle time on the order of u-seconds, de-activating $\overline{\text{CE}}$ during the data-loading and reading would provide significant savings in power consumption.

Figure 3. Program Operation with $\overline{\text{CE}}$ don't-care.







Figure 4. Read Operation with $\overline{\text{CE}}$ don't-care.




* Command Latch Cycle




* Address Latch Cycle



* Input Data Latch Cycle




* Burst Read Cycle After Frame Access (CLE=L, WE=H, ALE=L)





NOTES : Transition is measured $\pm 200\text{mV}$ from steady state voltage with load.
This parameter is sampled and not 100% tested.

* Status Read Cycle




READ OPERATION (READ ONE FRAME)




READ OPERATION (INTERCEPTED BY $\overline{\text{CE}}$)

PROGRAM OPERATION



BLOCK ERASE OPERATION




DEVICE OPERATION

FRAME READ

Upon initial device power up or after execution of Reset(FFh) command, the device defaults to Read mode. This operation is also initiated by writing 00h to the command register along with three address cycles. The three cycle address input must be given for access to each new frame.

The read mode is enabled when the frame address is changed. 32 bytes of data within the selected frame are transferred to the data registers in less than $15\mu\text{s}(t_R)$. The CPU can detect the completion of this data transfer(t_R) by analyzing the output of $\overline{\text{R/B}}$ pin. Once the data in a frame is loaded into the registers, they may be read out in 120ns cycle time by sequentially pulsing RE with CE staying low. High to low transitions of the RE clock output the data starting from the selected column address up to the last column address within the frame(column 32).

Figure 3. Read Operation




FRAME PROGRAM

The device is programmed on a frame basis. The addressing may be done in random order in a block. A frame program cycle consist of a serial data loading period in which up to 32 bytes of data must be loaded into the device, and a nonvolatile programming period in which the loaded data is programmed into the appropriate cells.

The sequential data loading period begins by inputting the frame program setup command(80h), followed by the three cycle address input and then sequential data loading. The bytes other than those to be programmed do not need to be loaded.

The frame Program confirm command(10h) initiates the programming process. Writing 10h alone without previously entering the serial data will not initiate the programming process. The internal write controller automatically executes the algorithms and timings necessary for program and verify, thereby freeing the CPU for other tasks. The CPU can detect the completion of a program cycle by monitoring the R/B output, or the Status bit(I/O₆) of the Status Register. Only the Read Status command and Reset command are valid while programming is in progress. When the frame Program is complete, the Write Status Bit(I/O₀) may be checked. The internal write verify detects only errors for "1"s that are not successfully programmed to "0"s. The command register remains in Read Status command mode until another valid command is written to the command register.


Figure 4. Frame Program Operation



FRAME PROGRAM

While the frame size of the device is 32 Bytes, not all the bytes in a frame have to be programmed at once. The device supports partial frame programming in which a frame may be partially programmed up to 10 separate program operations. The program size in each of the 10 partial program operations is freely determined by the user and do not have to be equal to each other or to any preset size. However, the user should ensure that the partial program units within a frame do not overlap as "0" data cannot be changed to "1" data without an erase operation. To perform a partial frame program operation, the user only writes the partial frame data that is to be programmed. Just as in the standard frame program operation, an 80h command is followed by start address data. However, only the partial program data need be divided when programming a frame in 10 partial program operations.


Figure 5. Example of Dividing a Frame into 10 Partial Program Units



BLOCK ERASE

The Erase operation is done 4K Bytes(1 block) at a time. Block address loading is accomplished in two cycles initiated by an Erase Setup command(60h). Only address A₁₂ to A₁₈ are valid while A₈ to A₁₁ is ignored. The Erase Confirm command(D0h) following the block address loading initiates the internal erasing process. This two-step sequence of setup followed by execution command ensures that memory contents are not accidentally erased due to external noise conditions.

At the rising edge of $\overline{WE}$ after the erase confirm command input, the internal write controller handles erase, erase-verify and pulse repetition where required.

Figure 6. Block Erase Operation**READ STATUS**

The device contains a Status Register which may be read to find out whether program or erase operation is complete, and whether the program or erase operation completed successfully. After writing 70h command to the command register, a read cycle outputs the contents of the Status Register to the I/O pins on the falling edge of $\overline{CE}$ or $\overline{RE}$, whichever occurs last. This two line control allows the system to poll the progress of each device in multiple memory connections even when R/B pins are common-wired. $\overline{RE}$ or $\overline{CE}$ does not need to be toggled for updated status. Refer to table 2 for specific Status Register definitions. The command register remains in Status Read mode until further commands are issued to it. Therefore, if the status register is read during a random read cycle, the required read command(00h) should be input before serial page read cycle.

Table2. Read Status Register Definition

I/O #	Status	Definition
I/O ₀	Program	"0" : Successful Program
		"1" : Error in Program
I/O ₁	Reserved for Future Use	"0"
I/O ₂		"0"
I/O ₃		"0"
I/O ₄		"0"
I/O ₅		"0"
I/O ₅		"0"
I/O ₆	Device Operation	"0" : Busy "1" : Ready
I/O ₇	Write Protect	"0" : Protected "1" : Not Protected

RESET

The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during the read, program or erase mode, the reset operation will abort these operation. In the case of Reset during Program or Erase operations, the contents of memory cells being altered are no longer valid, as the data will be partially programmed or erased. The device enters the Read mode after completion of Reset operation as shown Table 3. If the device is already in reset state a new reset command will not be accepted to by the command register. The R/B pin transitions to low for tRST after the Reset command is written. Reset command is not necessarily for normal device operation. Refer to Figure 7 below.

Figure 7. RESET Operation





Table3. Device Status

	After Power-up	After Reset
Operation Mode	Read	Read

Figure 9. Read ID Operation



READY/BUSY

The device has a $\overline{R/B}$ output that provides a hardware method of indicating the completion of a frame program, erase or read seek completion. The $\overline{R/B}$ pin is normally high but transitions to low after program or erase command is written to the command register or a random read is begin after address loading. It returns to high when the internal controller has finished the operation. The pin is an open-drain driver thereby allowing two or more $\overline{R/B}$ outputs to be Or-tied. Because pull-up resistor value is related to $t_r(\overline{R/B})$ and current drain during busy(i_{busy}) , an appropriate value can be obtained with the following reference chart(Fig 10). Its value can be determined by the following guidance.





Fig 10 R_p vs t_r, t_f & R_p vs i_{busy}

@ $V_{cc} = 3.3V$, $T_a = 25^\circ C$, $C_L = 100pF$



R_p value guidance

$$R_p(\min) = \frac{V_{cc}(\text{Max.}) - V_{OL}(\text{Max.})}{I_{OL} + \sum I_L} = \frac{3.2V}{8mA + \sum I_L}$$


where I_L is the sum of the input currents of all devices tied to the $\overline{R/B}$ pin.

$R_p(\max)$ is determined by maximum permissible limit of t_r

DATA PROTECTION

The device is designed to offer protection from any involuntary program/erase during power-transitions. An internal voltage detector disables all functions whenever V_{CC} is below about 2V. $\overline{WP}$ pin provides hardware protection and is recommended to be kept at V_{IL} during power-up and power-down and recovery time of minimum $1\mu s$ is required before internal circuit gets ready for any command sequences as shown in Figure 11. The two step command sequence for program/erase provides additional software protection.

Figure 11. AC Waveforms for Power Transition



PACKAGE DIMENSIONS

44(40) LEAD PLASTIC THIN SMALL OUT-LINE PACKAGE TYPE(II)

