

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

FULLY-INTEGRATED, 8-CHANNEL ANALOG FRONT-END FOR ULTRASOUND 0.85nV/√Hz, 12-Bit, 50MSPS, 122mW/Channel

Check for Samples: [AFE5805](https://commerce.ti.com/stores/servlet/SCSAMPLogon?storeId=10001&langId=-1&catalogId=10001&reLogonURL=SCSAMPLogon&URL=SCSAMPSBDResultDisplay&GPN1=afe5805)

- -
- **Ultra-Low, Full-Channel Noise:**
	-
	-
- -
	- **– 74mW/Channel (CW Mode)**
- -
	-
	- $-$ **250mV_{PP} Linear Input Range Propose 1.1 and 2.500 channels of the AFE5805.**
- -
- can also be programmed to 10MHz or 15MHz. **• PGA Gain Settings: 20dB, 25dB, 27dB, 30dB**
- -
	-
-
-
- **• Distortion, HD2: –65dBFS at 5MHz**
-
-
- **12-Bit Analog-to-Digital Converter:**
	- **– 10MSPS to 50MSPS**
	- **– 69.5dB SNR at 10MHz**
	- **– Serial LVDS Interface**
- **• Integrated CW Switch Matrix**
- **• 15mm × 9mm, 135-BGA Package:**
	- **– Pb-Free (RoHS-Compliant) and Green**

APPLICATIONS

- **• Medical Imaging, Ultrasound**
	- **– Portable Systems**

¹FEATURES DESCRIPTION

²³• 8-Channel Complete Analog Front-End: The AFE5805 is a complete analog front-end device **– LNA, VCA, PGA, LPF, and ADC** specifically designed for ultrasound systems that

– 0.85nV/√Hz (TGC) The AFE5805 consists of eight channels, including a voltage-controlled **– 1.1nV/√Hz (CW)** attenuator (VCA), programmable gain amplifier **• Low Power:** (PGA), low-pass filter (LPF), and a 12-bit **– 122mW/Channel (40MSPS)** analog-to-digital converter (ADC) with low voltage differential signaling (LVDS) data outputs.

• Low-Noise Pre-Amp (LNA): The LNA gain is set for 20dB gain, and has excellent noise and signal handling capabilities, including fast **– 0.75nV/√Hz**
 – 0.75nV/√Hz overload recovery. VCA gain can vary over a 46dB

Fixed Gain and the soluth a 0V to 1.2V control voltage common to all range with a 0V to 1.2V control voltage common to all

Variable-Gain Amplifier: The PGA can be programmed for gains of 20dB, **– Gain Control Range: 46dB** 25dB, 27dB, and 30dB. The internal low-pass filter

The LVDS outputs of the ADC reduce the number of **• Low-Pass Filter:** interface lines to an ASIC or FPGA, thereby enabling **– Selectable BW: 10MHz, 15MHz** the high system integration densities desired for portable systems. The ADC can either be operated **• Gain Error: ±0.5dB** with internal or external references. The ADC also **Channel Matching: ±0.25dB • •** *Channel Matching: ±0.25dB* **•** *Properent* mode that can be useful at high gains.

The AFE5805 is available in a 15mm \times 9mm, **Clamping Control**
• 135-ball BGA package that is Pb-free
Fast Overload Recovery: Two Clock Cycles
• (RoHS-compliant) and green. It is specified for **(RoHS-compliant)** and green. It is specified for operation from 0°C to +70°C.

Æ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Infineon is a registered trademark of Infineon Technologies.

All other trademarks are the property of their respective owners.

 \mathbf{V}

SBOS421D –MARCH 2008–REVISED MARCH 2010 **www.ti.com**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGING/ORDERING INFORMATION(1) (2)

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com.](http://www.ti.com)

(2) These packages conform to Lead (Pb)-free and green manufacturing specifications. Additional details including specific material content can be accessed at [www.ti.com/](http://www.ti.com)leadfree. GREEN: TI defines Green to mean Lead (Pb)-Free and in addition, uses less package materials that do not contain halogens, including bromine (Br), or antimony (Sb) above 0.1%of total product weight. N/A: Not yet available Lead (Pb)-Free; for estimated conversion

dates, go to [www.ti.com/leadfree.](http://www.ti.com/leadfree) Pb-FREE: TI defines Lead (Pb)-Free to mean RoHS compatible, including a lead concentration that does not exceed 0.1% of total product weight, and, if designed to be soldered, suitable for use in specified lead-free soldering processes.

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted.

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

(2) Device complies with JSTD-020D.

[AFE5805](http://focus.ti.com/docs/prod/folders/print/afe5805.html)

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

ELECTRICAL CHARACTERISTICS

 $AVDD_5V = 5.0V$, $AVDD1 = AVDD2 = DVDD = 3.3V$, $LVDD = 1.8V$, single-ended input into LNA, ac-coupled $(1.0 \mu F)$, V_{CNTL} = 1.0V, f_{IN} = 5MHz, Clock = 40MSPS, 50% duty cycle, internal reference mode, ISET = 56kΩ, LVDS buffer setting = 3.5mA, at ambient temperature T_A = +25°C, unless otherwise noted.

(1) See [Figure](#page-18-0) 33.

(2) Excludes digital gain within ADC.

(3) Excludes error of internal reference.

ELECTRICAL CHARACTERISTICS (continued)

 $AVDD_5V = 5.0V$, $AVDD1 = AVDD2 = DVDD = 3.3V$, $LVDD = 1.8V$, single-ended input into LNA, ac-coupled $(1.0\mu\text{F})$, V_{CNTL} = 1.0V, f_{IN} = 5MHz, Clock = 40MSPS, 50% duty cycle, internal reference mode, ISET = 56kΩ, LVDS buffer setting = 3.5mA, at ambient temperature T_A = +25°C, unless otherwise noted.

(4) CW outputs require an externally applied bias voltage of +2.5V.

(5) Current drawn by the eight ADC channels from the external reference voltages; sourcing for VREFT, sinking for VREFB.

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

ELECTRICAL CHARACTERISTICS (continued)

 $AVDD_5V = 5.0V$, $AVDD1 = AVDD2 = DVDD = 3.3V$, $LVDD = 1.8V$, single-ended input into LNA, ac-coupled $(1.0\mu\text{F})$, V_{CNTL} = 1.0V, f_{IN} = 5MHz, Clock = 40MSPS, 50% duty cycle, internal reference mode, ISET = 56kΩ, LVDS buffer setting = 3.5mA, at ambient temperature T_A = +25°C, unless otherwise noted.

(6) The ADC section is powered down during CW mode operation.

 (7) With VCA_PD and ADC_PD pins = high. The ADC_PD pin is configured for partial power-down (see the [Power-Down](#page-28-0) Modes section).

DIGITAL CHARACTERISTICS

DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic level '0' or '1'. At C_{LOAD} = 5pF⁽¹⁾, I_{OUT} = 3.5mA⁽²⁾, R_{LOAD} = 100Ω⁽²⁾, and no internal termination, unless otherwise noted.

(1) C_{LOAD} is the effective external single-ended load capacitance between each output pin and ground.
(2) I_{OUT} refers to the LVDS buffer current setting; R_{LOAD} is the differential load resistance between th

(2) I_{OUT} refers to the LVDS buffer current setting; R_{LOAD} is the differential load resistance between the LVDS output pair.

(3) Except pin J3 (INT/EXT), which has an internal pull-up resistor (52kΩ) to 3.3V.

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATION

ZCF PACKAGE 135-BGA BOTTOM VIEW

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

ZCF PACKAGE 135-BGA CONFIGURATION MAP (TOP VIEW)

Table 1. TERMINAL FUNCTIONS

Texas
Instruments

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

Table 1. TERMINAL FUNCTIONS (continued)

LVDS TIMING DIAGRAM

(1) Referenced to ADC Input (internal node) for illustration purposes only.

DEFINITION OF SETUP AND HOLD TIMES

TIMING CHARACTERISTICS(1)

(1) Timing parameters are ensured by design and characterization; not production tested.

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

LVDS OUTPUT TIMING CHARACTERISTICS(1) (2)

Typical values are at +25°C, minimum and maximum values over specified temperature range of T_{MIN} = 0°C to T_{MAX} = +70°C, sampling frequency = as specified, C_{LOAD} = 5pF⁽³⁾, $I_{\rm OUT}$ = 3.5mA, R_{LOAD} = 100Ω⁽⁴⁾, and no internal termination, unless otherwise noted.

(1) All characteristics are at the maximum rated speed for each speed grade.

(2) Timing parameters are ensured by design and characterization; not production tested.

(3) C_{LOAD} is the effective external single-ended load capacitance between each output pin and ground.
(4) $\frac{1}{2}$ lour refers to the LVDS buffer current setting: R_{LOAD} is the differential load resistance between

(4) I_{OUT} refers to the LVDS buffer current setting; R_{LOAD} is the differential load resistance between the LVDS output pair.
(5) Measurements are done with a transmission line of 100 Ω characteristic impedance betwee

(5) Measurements are done with a transmission line of 100Ω characteristic impedance between the device and the load.
(6) Setup and hold time specifications take into account the effect of jitter on the output data and cl Setup and hold time specifications take into account the effect of jitter on the output data and clock. These specifications also assume that data and clock paths are perfectly matched within the receiver. Any mismatch in these paths within the receiver would appear as reduced timing margin.

(7) Data valid refers to a logic high of +100mV and a logic low of –100mV.

LVDS OUTPUT TIMING CHARACTERISTICS(1) (2)

Typical values are at +25°C, minimum and maximum values over specified temperature range of T_{MIN} = 0°C to T_{MAX} = +70°C, sampling frequency = as specified, C_{LOAD} = 5pF⁽³⁾, I_{OUT} = 3.5mA, R_{LOAD} = 100Ω⁽⁴⁾, and no internal termination, unless otherwise noted.

(1) All characteristics are at the speeds other than the maximum rated speed for each speed grade.

(2) Timing parameters are ensured by design and characterization; not production tested.

 (3) C_{LOAD} is the effective external single-ended load capacitance between each output pin and ground.
(4) Lour refers to the LVDS buffer current setting: Ruonal is the differential load resistance between the l

(4) I_{OUT} refers to the LVDS buffer current setting; R_{LOAD} is the differential load resistance between the LVDS output pair.
(5) Measurements are done with a transmission line of 1000 characteristic impedance bet

(5) Measurements are done with a transmission line of 100Ω characteristic impedance between the device and the load.

(6) Setup and hold time specifications take into account the effect of jitter on the output data and clock. These specifications also assume that data and clock paths are perfectly matched within the receiver. Any mismatch in these paths within the receiver would appear as reduced timing margin.

(7) Data valid refers to a logic high of +100mV and a logic low of –100mV.

TYPICAL CHARACTERISTICS

[AFE5805](http://focus.ti.com/docs/prod/folders/print/afe5805.html)

TYPICAL CHARACTERISTICS (continued)

Noise (nV/VHz)

Noise (nV/VHz)

SBOS421D –MARCH 2008–REVISED MARCH 2010 **www.ti.com**

TYPICAL CHARACTERISTICS (continued)

OUTPUT-REFERRED NOISE vs FREQUENCY vs R^S INPUT-REFERRED NOISE vs FREQUENCY vs R^S

[AFE5805](http://focus.ti.com/docs/prod/folders/print/afe5805.html)

16.4 16.6 16.8 17.0

TYPICAL CHARACTERISTICS (continued)

 $AVDD_5V = 5.0V$, $AVDD1 = AVDD2 = DVDD = 3.3V$, $LVDD = 1.8V$, single-ended input into LNA, ac-coupled with 0.1μ F, V_{CNTL} = 1.0V, f_{IN} = 5MHz, clamp disabled, LPF = 15MHz, clock = 40MSPS, 50% duty cycle, internal reference mode, ISET = 56kΩ, and LVDS buffer setting = 3.5mA, at ambient temperature T_A = +25°C, unless otherwise noted.

-50 PGA = 20dB 55 - Output $= -6$ dBFS 5MHz 60 - Distortion (dBFS) Distortion (dBFS) 65 - 10MHz -70 -75 2MHz 80 - 85 - 0.6 0.7 0.8 0.9 1.0 1.1 1.2 0.7 0.8 0.9 1.0 1.1 V_{CNTL} (V)

2ND HARMONIC vs VCNTL vs FREQUENCY 3RD HARMONIC vs VCNTL vs FREQUENCY

TYPICAL CHARACTERISTICS (continued)

TYPICAL CHARACTERISTICS (continued)

 $AVDD_5V = 5.0V$, $AVDD1 = AVDD2 = DVDD = 3.3V$, $LVDD = 1.8V$, single-ended input into LNA, ac-coupled with 0.1μ F, V_{CNTL} = 1.0V, f_{IN} = 5MHz, clamp disabled, LPF = 15MHz, clock = 40MSPS, 50% duty cycle, internal reference mode, ISET = 56kΩ, and LVDS buffer setting = 3.5mA, at ambient temperature T_A = +25°C, unless otherwise noted.

Copyright © 2008–2010, Texas Instruments Incorporated Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBOS421DD&partnum=AFE5805) Feedback 19

TYPICAL CHARACTERISTICS (continued)

SERIAL INTERFACE

The AFE5805 has a set of internal registers that can be accessed through the serial interface formed by pins CS (chip select, active low), SCLK (serial interface clock), and SDATA (serial interface data). When CS is low, the following actions occur:

- Serial shift of bits into the device is enabled
- SDATA (serial data) is latched at every rising edge of SCLK
- SDATA is loaded into the register at every 24th SCLK rising edge

If the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of 24-bit words within a single active \overline{CS} pulse. The first eight bits form the register address and the remaining 16 bits form the register data. The interface can work with SCLK frequencies from 20MHz down to very low speeds (a few hertz) and also with a non-50% SCLK duty cycle.

Register Initialization

After power-up, the internal registers **must** be initialized to the respective default values. Initialization can be done in one of two ways:

- 1. Through a hardware reset, by applying a low-going pulse on the ADS_RESET pin; or
- 2. Through a software reset; using the serial interface, set the S_RST bit high. Setting this bit initializes the internal registers to the respective default values and then self-resets the bit low. In this case, the ADS RESET pin stays high (inactive).

It is recommended to program the following registers after the initialization stage. The power-supply ripple and clock jitter effects can be minimized.

Serial Port Interface (SPI) Information

INSTRUMENTS

EXAS

SERIAL INTERFACE TIMING

Internally-Generated VCA Control Signals

VCA_SCLK and VCA_SDATA signals are generated if:

- Registers with address 16, 17, or 18 (Hex) are written into, and
- EN_SM pin is HIGH

EXAS NSTRUMENTS

SERIAL REGISTER MAP

Table 2. SUMMARY OF FUNCTIONS SUPPORTED BY SERIAL INTERFACE(1) (2) (3) (4)

(1) The unused bits in each register (identified as blank table cells) must be programmed as '0'.

(2) X = Register bit referenced by the corresponding name and description (default setting is listed above).

(3) Bits marked as '0' should be forced to 0, and bits marked as '1' should be forced to 1 when the particular register is programmed.

(4) Multiple functions in a register should be programmed in a single write operation.

Table 2. SUMMARY OF FUNCTIONS SUPPORTED BY SERIAL INTERFACE [\(1\)](#page-23-0) [\(2\)](#page-23-0) [\(3\)](#page-23-0) [\(4\)](#page-23-0) (continued)

SUMMARY OF FEATURES

DESCRIPTION OF SERIAL REGISTERS

SOFTWARE RESET

Software reset is applied when the RST bit is set to '1'; setting this bit resets all internal registers and self-clears to '0'.

Table 3. VCA Register Information

(1) Bits D0 and D1 of register 16 are forced to '1'.

- VCA_SCLK and VCA_SDATA become active only when one of the registers 16, 17, or 18 of the AFE5805 are written into.
- The contents of all three registers (total 40 bits) are written on VCA SDATA even if only one of the above registers is written into. This condition is only valid if the content of the register has changed because of the most recent write. Writing contents that are the same as existing contents does not trigger activity on VCA_SDATA.
- For example, if register 17 is written into after a RESET is applied, then the contents of register 17 as well as the default values of the bits in registers 16 and 18 are written into VCA_SDATA.
- If register 16 is then written to, then the new contents of register 16, the previously written contents of register 17, and the default contents of register 18 are written into VCA_SDATA. Note that regardless of what is written into D0 and D1 of register 16, the respective outputs on VCA_SDATA are always '1'.
- Alternatively, all three registers (16, 17 and 18) can also be written within one write cycle of the serial interface. In that case, there would be 48 consecutive SCLK edges within the same CS active window.
- VCA_SCLK is generated using an oscillator (running at approximately 6MHz) inside the AFE5805, but the oscillator is gated so that it is active only during the write operation of the 40 VCA bits.
- To ensure the SDATA transfer reliability, $a \ge 1\mu s$ gap is recommended between programming two VCA registers consecutively.

VCA Reset

- VCA \overline{CS} should be permanently connected to the RST-input.
- When VCA_CS goes high (either because of an active low pulse on ADS_RESET for more than 10ns or as a result or setting bit RES_VCA), the following functions are performed inside the AFE5805:
	- Bits D0 and D1 of register 16 are forced to '1'
	- All other bits in registers 16, 17 and 18 are RESET to the respective default values ('0' for all bits except D5 of register 16 which is set to a default of '1').
	- No activity on signals VCA_SCLK and VCA_SDATA.
- If bit RES_VCA has been set to '1', then the state machine is in the RESET state until RES_VCA is set to '0'.

INPUT REGISTER BIT MAPS

Table 4. VCA Register Map

Table 5. Byte 1—Control Byte Register Map

Table 6. Byte 2—First Data Byte

Table 7. Byte 3—Second Data Byte

TEXAS NSTRUMENTS

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

Table 8. Byte 4—Third Data Byte

Table 9. Byte 5—Fourth Data Byte

Table 10. Clamp Level and LPF Bandwidth Setting

Table 11. PGA Gain Setting

Figure 42. Basic CW Cross-Point Switch Matrix Configuration

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

POWER-DOWN MODES

Each of the eight ADC channels within the AFE5805 can be individually powered down. PDN CH<N> controls the power-down mode for the ADC channel <N>.

In addition to channel-specific power-down, the AFE5805 also has two global power-down modes: partial power-down mode and complete power-down mode.

In addition to programming the device for either of these two power-down modes (through either the PDN_PARTIAL or PDN_COMPLETE bits, respectively), the ADS_PD pin itself can be configured as either a partial power-down pin or a complete power-down pin control. For example, if PDN_PIN_CFG = 0 (default), when the ADS_PD pin is high, the device enters complete power-down mode. However, if PDN_PIN_CFG = 1, when the ADS_PD pin is high, the device enters partial power-down mode.

The partial power-down mode function allows the AFE5805 to be rapidly placed in a low-power state. In this mode, most amplifiers in the signal path are powered down, while the internal references remain active. This configuration ensures that the external bypass capacitors retain the respective charges, minimizing the wake-up response time. The wake-up response is typically less than 50us, provided that the clock has been running for at least $50\mu s$ before normal operating mode resumes. The power-down time is instantaneous (less than 1.0 μs).

In partial power-down mode, the part typically dissipates only 233mW, representing a 76% power reduction compared to the normal operating mode. This function is controlled through the ADS_PD and VCA_PD pins, which are designed to interface with 3.3V low-voltage logic. If separate control of the two PD pins is not desired, then both can be tied together. In this case, the ADS_PD pin should be configured to operate as a partial power-down mode pin [see further information (PDN_PIN_CFG) above].

For normal operation the PD pins should be tied to a logic low (0); a high (1) places the AFE5805 into partial power-down mode.

To achieve the lowest power dissipation of only 64mW, the AFE5805 can be placed in complete power-down mode. This mode is controlled through the serial interface by setting Register 16 (bit D2) and Register 0F (bit D9:D10). In complete power-down mode, all circuits (including references) within the AFE5805 are powered-down, and the bypass capacitors then discharge. Consequently, the wake-up time from complete power-down mode depends largely on the time needed to recharge the bypass capacitors. Another factor that affects the wake-up time is the elapsed time that the AFE5805 spends in shutdown mode.

LVDS DRIVE PROGRAMMABILITY

The LVDS drive strength of the bit clock (LCLKP or LCLKM) and the frame clock (FCLKP or FCLKM) can be individually programmed. The LVDS drive strengths of all the data outputs OUTP and OUTM can also be programmed to the same value.

All three drive strengths (bit clock, frame clock, and data) are programmed using sets of three bits. [Table](#page-29-0) 13 details an example of how the drive strength of the bit clock is programmed (the method is similar for the frame clock and data drive strengths).

(1) Current settings lower than 1.5mA are not recommended.

LVDS INTERNAL TERMINATION PROGRAMMING

The LVDS buffers have high-impedance current sources that drive the outputs. When driving traces with characteristic impedances that are not perfectly matched with the termination impedance on the receiver side, there may be reflections back to the LVDS output pins of the AFE5805 that cause degraded signal integrity. By enabling an internal termination (between the positive and negative outputs) for the LVDS buffers, the signal integrity can be significantly improved in such scenarios. To set the internal termination mode, the EN_LVDS_TERM bit should be set to '1'. Once this bit is set, the internal termination values for the bit clock, frame clock, and data buffers can be independently programmed using sets of three bits. [Table](#page-29-1) 14 shows an example of how the internal termination of the LVDS buffer driving the bit clock is programmed (the method is similar for the frame clock and data drive strengths). These termination values are only typical values and can vary by several percent across temperature and from device to device.

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

LOW-FREQUENCY NOISE SUPPRESSION MODE

The low-frequency noise suppression mode is especially useful in applications where good noise performance is desired in the frequency band of 0MHz to 1MHz (around dc). Setting this mode shifts the low-frequency noise of the AFE5805 to approximately $f_s/2$, thereby moving the noise floor around dc to a much lower value. LFNS CH<8:1> enables this mode individually for each channel.

LVDS TEST PATTERNS

The AFE5805 can output a variety of test patterns on the LVDS outputs. These test patterns replace the normal ADC data output. Setting EN_RAMP to '1' causes all the channels to output a repeating full-scale ramp pattern. The ramp increments from zero code to full-scale code in steps of 1LSB every clock cycle. After hitting the full-scale code, it returns back to zero code and ramps again.

The device can also be programmed to output a constant code by setting SINGLE_CUSTOM_PAT to '1', and programming the desired code in BITS_CUSTOM1<11:0>. In this mode, BITS_CUSTOM<11:0> take the place of the 12-bit ADC data at the output, and are controlled by LSB-first and MSB-first modes in the same way as normal ADC data are.

The device may also be made to toggle between two consecutive codes by programming DUAL_CUSTOM_PAT to '1'. The two codes are represented by the contents of BITS CUSTOM1<11:0> and BITS CUSTOM2<11:0>.

In addition to custom patterns, the device may also be made to output two preset patterns:

- 1. **Deskew patten:** Set using PAT_DESKEW, this mode replaces the 12-bit ADC output D<11:0> with the 0101010101 word.
- 2. **Sync pattern:** Set using PAT_SYNC, the normal ADC word is replaced by a fixed 111111000000 word.

Note that only one of the above patterns can be active at any given instant.

PROGRAMMABLE GAIN

The AFE5805, through its registers, allows for a digital gain to be programmed for each channel. This programmable gain can be set to achieve the full-scale output code even with a lower analog input swing. The programmable gain not only fills the output code range of the ADC, but also enhances the SNR of the device by using quantization information from some extra internal bits. The programmable gain for each channel can be individually set using a set of four bits, indicated as GAIN_CHN<3:0> for Channel N. The gain setting is coded in binary from 0dB to 12dB, as shown in [Table](#page-31-0) 15.

Table 15. Gain Setting for Channel 1

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

CLOCK, REFERENCE, AND DATA OUTPUT MODES

INPUT CLOCK

The AFE5805 is configured by default to operate with a single-ended input clock; CLKP is driven by a CMOS clock and CLKM is tied to '0'. However, by programming DIFF_CLK to '1', the device can be made to work with a differential input clock on CLKP and CLKM. Operating with a low-jitter differential clock generally leads to improved SNR performance.

In cases where the duty cycle of the input clock falls outside the 45% to 55% range, it is recommended to enable an internal duty cycle correction circuit. Enable this circuit by setting the EN_DCC bit to '1'.

EXTERNAL REFERENCE

The AFE5805 can be made to operate in external reference mode by pulling the INT/ $\overline{\text{EXT}}$ pin to '0'. In this mode, the REFT and REFB pins should be driven with voltage levels of 2.5V and 0.5V, respectively, and must have enough drive strength to drive the switched capacitance loading of the reference voltages by each ADC. The advantage of using the external reference mode is that multiple AFE5805 units can be made to operate with the same external reference, thereby improving parameters such as gain matching across devices. However, in applications that do not have an available high drive, differential external reference, the AFE5805 can still be driven with a single external reference voltage on the CM pin. When EXT_REF_VCM is set as '1' (and the INT/EXT pin is set to '0'), the CM pin is configured as an input pin, and the voltages on REFT and REFB are generated as shown in [Equation](#page-32-0) 1 and [Equation](#page-32-1) 2.

VREF = 1.5V +
$$
\frac{V_{CM}}{1.5V}
$$
 (1)
VREFB = 1.5V - $\frac{V_{CM}}{1.5V}$ (2)

(2)

BIT CLOCK PROGRAMMABILITY

The output interface of the AFE5805 is normally a DDR interface, with the LCLK rising edge and falling edge transitions in the middle of alternate data windows. [Figure](#page-33-0) 43 shows this default phase.

Figure 43. LCLK Default Phase

The phase of LCLK can be programmed relative to the output frame clock and data using bits PHASE_DDR<1:0>. [Figure](#page-33-1) 44 shows the LCLK phase modes.

Figure 44. LCLK Phase Programmability Modes

In addition to programming the phase of LCLK in the DDR mode, the device can also be made to operate in SDR mode by setting the EN_SDR bit to '1'. In this mode, the bit clock (LCLK) is output at 12 times the input clock, or twice the rate as in DDR mode. Depending on the state of FALL_SDR, LCLK may be output in either of the two manners shown in [Figure](#page-34-0) 45. As [Figure](#page-34-0) 45 illustrates, only the LCLK rising (or falling) edge is used to capture the output data in SDR mode.

Figure 45. SDR Interface Modes

The SDR mode does not work well beyond 40MSPS because the LCLK frequency becomes very high.

DATA OUTPUT FORMAT MODES

The ADC output, by default, is in straight offset binary mode. Programming the BTC_MODE bit to '1' inverts the MSB, and the output becomes binary two's complement mode.

Also by default, the first bit of the frame (following the rising edge of FCLKP) is the LSB of the ADC output. Programming the MSB_FIRST mode inverts the bit order in the word, and the MSB is output as the first bit following the FCLKP rising edge.

RECOMMENDED POWER-UP SEQUENCING AND RESET TIMING

 10μ s < t_1 < 50ms, 10μ s < t_2 < 50ms, -10 ms < t_3 < 10ms, t_4 > 10ms, t_5 > 100ns, t_6 > 100ns, t_7 > 10ms, and t_8 > 100 μ s. The AVDDx and LVDD power-on sequence does not matter as long as -10 ms < $t₃$ < 10ms. Similar considerations apply while shutting down the device.

POWER-DOWN TIMING

Power-up time shown is based on 1μ F bypass capacitors on the reference pins. t_{WAKE} is the time it takes for the device to wake up completely from power-down mode. The AFE5805 has two power-down modes: complete power-down mode and partial power-down mode.

(1) $t_{WAKE} \le 50 \mu s$ for complete power-down mode. $t_{WAKE} \le 2 \mu s$ for partial power-down mode (provided the clock is not shut off during power-down).

(2) The ADS_PD pins can be configured for partial power-down mode through a register setting.

THEORY OF OPERATION

The AFE5805 is an 8-channel, fully integrated analog fold to 1.2V. While the LNA is designed to be driven
front-end device controlling the LNA, attenuator,
PGA, LPF, and ADC, that implements a number of proprietary circuit ultrasound systems. It offers unparalleled low-noise CW doppler signal processing is facilitated by routing and low-power performance at a high level of the differential LNA outputs to V/I amplifier stages.
integration. For the TGC signal path, each channel The resulting signal currents of each channel then consists of a 20dB fixed-gain low-noise amplifier (LNA), a linear-in-dB voltage-controlled attenuator through the serial interface and a corresponding (VCA), and a programmable gain amplifier (PGA), as e register. The CW outputs are typically routed to a well as a clamping and low-pass filter stage. Digitally e passive delay line that allows coherent summing well as a clamping and low-pass filter stage. Digitally controlled through the logic interface, the PGA gain (beam forming) of the active channels and additional can be set to four different settings: 20dB, 25dB, off-chip signal processing, as shown in [Figure](#page-36-0) 46.
27dB, and 30dB. At its highest setting, the total 27dB, and 30dB. At its highest setting, the total
available gain of the AFE5805 is therefore 50dB. To
facilitate the logarithmic time-gain compensation
required for ultrasound systems, the VCA is designed
to provide a 46dB to provide a 46dB attenuation range. Here, all Indian Powered channels are simultaneously controlled by an can be left unconnected. externally-applied control voltage (V_{CNTL}) in the range

The resulting signal currents of each channel then connect to an 8×10 switch matrix that is controlled

Figure 46. Functional Block Diagram

The LNA performs a single-ended input to differential the input range of each clipping amplifier, the output voltage conversion and is configured for a amplifier output rises from 0V (FET completely ON) to fixed gain of 20dB (10V/V). The ultralow VCM – V_T (FET nearly OFF), where VCM is the input-referred noise of only 0.7nV/ \sqrt{Hz} along with the common source voltage and V_T is the threshold input-referred noise of only 0.7nV/ \sqrt{Hz} , along with the common source voltage and V_T is the threshold linear input range of 250mV_{PP}, results in a wide voltage of the FET. As each FET approaches its off linear input range of $250 \text{mV}_{\text{PP}}$, results in a wide voltage of the FET. As each FET approaches its off dynamic range that supports the high demands of state and the control voltage continues to rise, the dynamic range that supports the high demands of state and the control voltage continues to rise, the PW and CW ultrasound imaging modes. Larger input next clipping amplifier/FET combination takes over for PW and CW ultrasound imaging modes. Larger input signals can be accepted by the LNA, but distortion the next portion of the piecewise-linear attenuation performance degrades as input signal levels characteristic. performance degrades as input signal levels
increase. The LNA input is internally biased to

network. **VOLTAGE-CONTROLLED ATTENUATOR (VCA)**

The VCA is designed to have a linear-in-dB attenuation characteristic; that is, the average gain loss in dB is constant for each equal increment of the control voltage (VCNTL). [Figure](#page-37-0) 47 shows the simplified schematic of this VCA stage.

LOW-NOISE AMPLIFIER (LNA) The attenuator is essentially a variable voltage divider As with many high-gain systems, the front-end

amplifier is critical to achieve a certain overall

performance level. Using a new proprietary

architecture, the LNA of the AFE5805 delivers

exceptional low-noise performan exceptional low-holse performance, while operating
on a very low quiescent current compared to
CMOS-based architectures with similar noise
performances.
voltage range. As the control voltage rises through
voltage range. As

increase. The LNA input is internally biased to
approximately +2.4V; the signal source should be
ac-coupled to the LNA input by an adequately-sized
capacitor. Internally, the LNA directly drives the VCA,
avoiding the typi

Figure 47. Voltage-Controlled Attenuator Simplified Schematic

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

PROGRAMMABLE POST-GAIN AMPLIFIER (PGA)

PROGRAMMABLE CLAMPING Following the VCA is ^a programmable post-gain amplifier (PGA). [Figure](#page-38-0) 48 shows a simplified To further optimize the overload recovery behavior of schematic of the PGA, including the clamping stage. a complete TGC channel, the AFE5805 integrates a
The gain of this PGA can be configured to four borogrammable clamping stage, as shown in The gain of this PGA can be configured to four bor programmable clamping stage, as shown in different gain settings: 20dB, 25dB, 27dB, and 30dB, and all regulare 49. This clamping stage precedes the different gain settings: 20dB, 25dB, 27dB, and 30dB, [Figure](#page-38-1) 49. This clamping stage precedes the programmable through the serial port; see Table 10.

The PGA structure consists of a differential, being driven into overload, the result of which would
programmable-gain voltage-to-current converter through the serial interface, the clamping level can be
stage followed by t (large input signals), the attenuator and PGA noise **LOW-PASS FILTER** dominate.

Figure 48. Post-Gain Amplifier (Simplified Schematic)

low-pass filter in order to prevent the filter circuit from

The AFE5805 integrates an anti-aliasing filter in the form of a programmable low-pass filter (LPF) for each channel. The LPF is designed as a differential, active, second-order filter that approximates a Bessel characteristic, with typically 12dB per octave roll-off. [Figure](#page-38-1) 49 shows the simplified schematic of half the differential active low-pass filter. Programmable through the serial interface, the –3dB frequency corner can be set to either 10MHz or 15MHz. The filter bandwidth is set for all channels simultaneously.

Figure 49. Clamping Stage and Low-Pass Filter (Simplified Schematic)

The analog-to-digital converter (ADC) of the AFE5805

employs a pipelined converter architecture that

consists of a combination of multi-bit and single-bit

internal stages. Each stage feeds its data into the

digital err 12-bit level. The ADC output goes to a serializer that operates

common input clock (CLKP/M). The sampling clocks
for each of the eight channels are generated from the
input clock using a carefully matched clock buffer
tree. The 12x clock required for the serializer is
generated interna generated internally from CLKP/M using a
phase-locked loop (PLL). A 6x and a 1x clock are externally has multiple advantages, such as a
also output in LVDS format, along with the data, to also output in LVDS format, along with the data, to
enable easy data capture. The AFE5805 operates
from internally-generated reference voltages that are
trimmed to improve the gain matching across
devices, and provide the

ANALOG-TO-DIGITAL CONVERSION devices without having to externally drive and route

The 12 bits given out by each channel are serialized
and sent out on a single pair of pins in LVDS format.
All eight channels of the AFE5805 operate from a
all eight channels of the AFE5805 operate from a
also apparates to also generates a 1x clock and a 6x clock. These

Texas

INSTRUMENTS

APPLICATION INFORMATION

While the LNA is designed as a fully differential of external compensation components (inductors or amplifier, it is optimized to perform a single-ended capacitors). At the same time, the total input amplifier, it is optimized to perform a single-ended capacitors). At the same time, the total input and input
input to differential output conversion. A simplified capacitance is kept to a minimum with only 16pF. input to differential output conversion. A simplified capacitance is kept to a minimum with only 16pF.
schematic of an LNA channel is shown in Figure 50. This architecture minimizes any loading of the signal schematic of an LNA channel is shown in [Figure](#page-40-0) 50. This architecture minimizes any loading of the signal and to
A bias voltage (V_e) of +2.4V is internally applied to source that may otherwise lead to A bias voltage (V_B) of +2.4V is internally applied to source that may otherwise lead to a the LNA inputs through 8k Ω resistors. In addition, the frequency-dependent voltage divider. Moreover, the dedicated signal input (IN pin) includes a pair of closed-loop design yields very low offsets and offset
back-to-back diodes that provide a coarse input drift; this consideration is important because the LNA back-to-back diodes that provide a coarse input drift; this consideration is important because the LNA clamping function in case the input signal rises to directly drives the subsequent voltage-controlled clamping function in case the input signal rises to directly driver directly drives the subsequent voltage-controlled version directly drives the subsequent voltagevery large levels, exceeding $0.7V_{\text{PP}}$. This configuration prevents the LNA from being driven into configuration prevents the LNA from being driven into The LNA of the AFE5805 uses the benefits of a
a severe overload state, which may otherwise cause a severe overload state, which may otherwise cause bipolar process technology to achieve an an extended overload recovery time. The integrated according process technology to achieve an an extended overload recovery time. The integrated exceptionally low-noise voltage of 0.7nV/ \sqrt{Hz} , and a diodes are designed to handle a dc current of up to diodes are designed to handle a dc current of up to
approximately 5mA. Depending on the application
requirements, the system overload characteristics
may be improved by adding external Schottky diodes
may be improved by ad may be improved by adding external Schottky diodes range of source resistances and frequencies (see at the LNA input, as shown in [Figure](#page-40-0) 50.

input (V_{BL} pin) is internally decoupled by a small matching is achieved for source impedances of capacitor. Furthermore, for each input channel, a around 200 Ω . Further details of the AFE5805 input capacitor. Furthermore, for each input channel, a around 200Ω. Further details of the AFE5805 input separate V_{BL} pin is brought out for external noise performance are shown in the Typical separate V_{BL} pin is brought out for external are performance bypassing. This bypassing should be done with a Characteristic graphs. bypassing. This bypassing should be done with a small, 0.1μ F (typical) ceramic capacitor placed in close proximity to each V_{BL} pin. Attention should be **Table 16. Noise Figure versus Source Resistance**
given to provide a low-poise analog ground for this given to provide a low-noise analog ground for this **(RS) at 2MHz hypass** capacitor. A noisy ground potential may cause noise to be picked up and injected into the signal path, leading to higher noise levels.

The LNA closed-loop architecture is internally **ANALOG INPUT AND LNA** compensated for maximum stability without the need frequency-dependent voltage divider. Moreover, the closed-loop design yields very low offsets and offset

[Figure](#page-15-0) 16, Noise Figure vs Frequency vs R_S in the As [Figure](#page-40-0) 50 also shows, the complementary LNA Typical Characteristics). The optimal noise power
input (V_{Pl} pin) is internally decoupled by a small matching is achieved for source impedances of

$R_S(\Omega)$	NOISE FIGURE (dB)			
50	2.6			
200	1.0			
400	1.1			
1000	2.3			

recover very quickly from an overload condition. Such resistor values; for example, setting a higher current an overload can either be the result of a transmit an overload can either be the result of a transmit level may lead to an improved switching characteristic
pulse feed-through or a strong echo, which can cause
overload of the LNA, PGA, and ADC. As discussed
earlier, the L pair of back-to-back diodes to prevent severe
overload of the LNA. [Figure](#page-41-0) 51 illustrates an depends on the value of the termination resistor (R_T) . ultrasound receive channel front-end that includes As [Figure](#page-41-0) 51 shows, the front-end circuitry should be typical external overload protection elements. Here, capacitively coupled to the LNA signal input (IN). This four high-voltage switching diodes are configured in a coupling ensures that the LNA input bias voltage of bridge configuration and form the transmit/receive +2.4V is maintained and decoupled from any other (T/R) switch. During the transmit period, high voltage biasing voltage before the LNA. pulses from the pulser are applied to the transducer
elements and the T/R switch isolates the sensitive
LNA or the PGA. LNA overload can occur as the
LNA input from being damaged by the high voltage
signal. However, it is potentially overload the receiver. Therefore, an in the Hear-Heid while the signal gain is high. In any case, the AFE5805 is placed between the T/R switch and the LNA input. In order to clamp the over-voltage to small levels, Schottky diodes (such as the BAS40 series by Infineon[®]) are commonly used. For example, clamping to levels of

OVERLOAD RECOVERY Example 2018 and $\pm 0.3V$ can significantly reduce the overall overload The AFE5805 is designed in particular for ultrasound
applications where the front-end device is required to
diodes, which can be set by adjusting the $3k\Omega$

recovery times, as shown in [Figure](#page-41-0) 51.

Figure 51. Typical Input Overload Protection Circuit of an Ultrasound System

This control voltage varies the attenuation of the VCA
based on its linear-in-dB characteristic with its
maximum attenuation (minimum gain) at $V_{\text{CNTL}} = 0V$, and minimum attenuation (maximum gain) at $V_{\text{CNTL}} =$ 1.2V. [Table](#page-42-0) 17 shows the nominal gains for each of the four PGA gain settings. The total gain range is typically 46dB and remains constant, independent of the PGA selected; the Max Gain column reflects the absolute gain of the full signal path comprised of the fixed LNA gain of 20dB and the programmable PGA gain.

Table 17. Nominal Gain Control Ranges for Each of the Four PGA Gain Settings

As previously discussed, the VCA architecture uses eight attenuator segments that are equally spaced in order to approximate the linear-in-dB gain-control **Figure 52. External Filtering of the VCNTL Input** slope. This approximation results in a monotonic slope; gain ripple is typically less than ±0.5dB.

The AFE5805 gain-control input has a –3dB bandwidth of approximately 1.5MHz. This wide The AFE5805 integrates many of the elements
bandwidth although useful in many applications can encessary to allow for the implementation of a CW bandwidth, although useful in many applications, can are necessary to allow for the implementation of a CW
allow high-frequency noise to modulate the gain all doppler processing circuit, such as a V/I converter for allow high-frequency noise to modulate the gain all doppler processing circuit, such as a V/I converter for a
control input In practice this modulation can easily a each channel and a cross-point switch matrix with an control input. In practice, this modulation can easily each channel and a cross-point switch matrix be avoided by additional external filtering $(R_F$ and $C_F)$ \overline{R} and the avoided by additional external filte be avoided by additional external filtering (R_F and C_F) of the control input, as [Figure](#page-42-1) 52 shows. Stepping the

In order to switch the AFE5805 from the default TGC

In order to switch the AFE5805 from the default TGC

response time is typically less than 500ns to settle

contro

high-impedance input. Multiple AFE5805 devices can line order to process CW signals, the LNA internally be connected in parallel with no significant loading feeds into a differential V/I amplifier stage. The be connected in parallel with no significant loading the district and differential V/I amplifier stage. The effects using the VCNTL pin of each device. Note that transconductance of the V/I amplifier is typically effects using the VCNTL pin of each device. Note that transconductance of the V/I amplifier is typically when the V_{CNTL} pin is left unconnected, it floats up to 15.6mA/V with a 100mV_{PP} input signal. For proper when the V_{CNTL} pin is left unconnected, it floats up to 15.6 mA/V with a 100 mV_{PP} input signal. For proper a potential of about +3.7V. For any voltage level of peration, the CW outputs must be connected to an a potential of about $+3.7V$. For any voltage level above 1.2V and up to 5.0V, the VCA continues to external bias voltage of +2.5V. Each CW output is operate at its minimum attenuation level; however, it designed to sink a small dc current of 0.9mA, and is recommended to limit the voltage to approximately can deliver a signal current of up to 2.9mA_{pp}. is recommended to limit the voltage to approximately. 1.5V or less.

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

VCA—GAIN CONTROL When the AFE5805 operates in CW mode, the The attenuator (VCA) for each of the eight channels
of the AFE5805 is controlled by a single-ended
control signal input, the V_{CNTL} pin. The control voltage
range spans from 0V to 1.2V, referenced to ground.
improvements

CW DOPPLER PROCESSING

response time is typically less than 5000 to settle control register must be updated to low ('0'); see
within 10% of the final signal level of $1V_{PP}$ (-6dBFS) [Table](#page-25-1) 5. This setting also enables access to all other
output The control voltage input (VCNTL pin) represents a configuration (see the Input [Register](#page-25-2) Bit Map tables).

The resulting signal current then passes through the After summing, the CW signal path further consists of 8×10 switch matrix. Depending on the programmed a high dynamic range mixer for down-conversion to configuration of the switch matrix, any V/I amplifier I/Q base-band signals. The I/Q signals are then current output can be connected to any of 10 CW band-limited (that is, low-frequency contents are outputs. This design is a simple current-summing removed) in a filter stage that precedes a pair of circuit such that each CW output can represent the high-resolution, low sample rate ADCs. sum of any or all of the channel currents. The CW outputs are typically routed to a passive LC delay line, allowing coherent summing of the signals.

Figure 53. Conceptual CW Doppler Signal Path Using Current Summing and a Passive Delay Line for Beamforming

CLOCK INPUT

The eight channels on the device operate from a single clock input. To ensure that the aperture delay and jitter are the same for all channels, the AFE5805 uses a clock tree network to generate individual sampling clocks to each channel. The clock paths for all the channels are matched from the source point to the sampling circuit. This architecture ensures that the performance and timing for all channels are identical. The use of the clock tree for matching introduces an aperture delay that is defined as the delay between the rising edge of FCLK and the actual instant of sampling. The aperture delays for all the channels are matched to the best possible extent. A mismatch of $\pm 20\text{ps}$ ($\pm 3\sigma$) could exist between the aperture instants of the eight ADCs within the same **Figure 55. Internal Clock Buffer** chip. However, the aperture delays of ADCs across two different chips can be several hundred picoseconds apart.

The AFE5805 can operate either in CMOS single-ended clock mode (default is $DIFF_CLK = 0$) or differential clock mode (SINE, LVPECL, or LVDS). In the single-ended clock mode, CLKM must be forced to $0V_{DC}$, and the single-ended CMOS applied on the CLKP pin. [Figure](#page-44-0) 54 shows this operation.

Figure 54. Single-Ended Clock Driving Circuit (DIFF_CLK = 0)

When configured for the differential clock mode (register bit DIFF_CLK ⁼ 1) the AFE5805 clock inputs **Figure 57. Single-Ended Clock Driving Circuit** can be driven differentially (SINE, LVPECL, or LVDS) **When DIFF_CLK ⁼ ¹** with little or no difference in performance between them, or with a single-ended (LVCMOS). The common-mode voltage of the clock inputs is set to For best performance, the clock inputs must be V_{CM} using internal 5k Ω resistors, as shown in driven differentially, reducing susceptibility to V_{CM} using internal 5kΩ resistors, as shown in
Figure 55. This method allows using transformer-coupled drive circuits for a sine wave sampling, it is recommended to use a clock source
clock or ac-coupling for LVPECL and LVDS clock with very low jitter. Bandpass filtering of the clock clock or ac-coupling for LVPECL and LVDS clock with very low jitter. Bandpass filtering of the clock
sources as shown in Figure 56 and Figure 57 When source can help reduce the effect of jitter. If the duty sources, as shown in [Figure](#page-44-3) 56 and Figure 57. When source can help reduce the effect of jitter. If the duty
operating in the differential clock, mode, the cycle deviates from 50% by more than 2% or 3%, it is operating in the differential clock mode, the cycle deviates from 50% by more than 2% or 3%, it is
single-ended CMOS clock can be ac-coupled to the recommended to enable the DCC through register bit single-ended CMOS clock can be ac-coupled to the recommended to the \overline{C} through register bit to the DCC. CLKP input, with CLKM connected to ground with a 0.1μ F capacitor, as [Figure](#page-44-3) 57 shows.

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

Figure 56. Differential Clock Driving Circuit (DIFF_CLK = 1)

iting common-mode noise. For high input frequency

ensure that the gain is matched, essentially requiring
the reference voltages seen by all the AFEs to be the
same. Matching references within the eight channels
same. Matching references within the eight channels

All bias currents required for the internal operation of matches to within 50mV of V_{CM} . the device are set using an external resistor to
ground at the ISET pin. Using a 56kΩ resistor on
ISET generates an internal reference current of 20μA.
This current is mirrored internal poles external posternally can be a

Buffering the internal bandgap voltage also generates REFB in this mode are given by [Equation](#page-45-0) 3 and the common-mode voltage V_{CM} , which is set to the Equation 4: the common-mode voltage V_{CM} , which is set to the [Equation](#page-45-1) 4: midlevel of REFT and REFB. It is meant as a reference voltage to derive the input common-mode if the input is directly coupled. It can also be used to derive the reference common-mode voltage in the external reference mode. [Figure](#page-45-2) 58 shows the

REFERENCE CIRCUIT The device also supports the use of external The digital beam-forming algorithm in an ultrasound
system relies on gain matching across all receiver
channels. A typical system would have about 12 octal
AFEs on the board. In such a case, it is critical to
ansure that t same. Matching references within the eight channels
of a chip is done by using a single internal reference
voltage buffer. Trimming the reference voltages on
each chip during production ensures that the
reference voltage,

fre internal bias margins for the various blocks are results in REFT and REFB coming to 2.5V and 0.5V, respectively. In general, the voltages on REFT and

VREFT =
$$
1.5V + \frac{V_{CM}}{1.5V}
$$
 (3)

VREFB =
$$
1.5V - \frac{V_{CM}}{1.5V}
$$
 (4)

suggested decoupling for the reference pins. The state of the reference voltage internal buffers during various combinations of the ADS_PD, INT/EXT, and EXT_REF_VCM register bits is described in [Table](#page-46-0) 18.

Figure 58. Suggested Decoupling on the Reference Pins

Texas **INSTRUMENTS**

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

PIN, REGISTER BIT	INTERNAL BUFFER STATE							
ADS PD pin								
INT/EXT pin			0					
EXT REF VCM								
REFT buffer	3-state	2.5V	3-state	$2.5V^{(1)}$	$1.5V + V_{CM}/1.5V$	Do not use	$2.5V^{(1)}$	Do not use
REFB buffer	3-state	0.5V	3-state	$0.5V^{(1)}$	$1.5V - V_{CM}/1.5V$	Do not use	$0.5V^{(1)}$	Do not use
CM pin	1.5V	1.5V	1.5V	1.5V	Force	Do not use	Force	Do not use

Table 18. State of Reference Voltages for Various Combinations of ADS_PD and INT/EXT

(1) Weakly forced with reduced strength.

In TGC mode, only the VCA (attenuator) draws a low initialization sequence in order to stabilize LVDS current (typically 8mA) from the 5V supply Switching clock timing and SNR performance. current (typically 8mA) from the 5V supply. Switching into the CW mode, the internal V/I-amplifiers are then powered **Table 19. Address and Data in Hexadecimal** from the 5V rails as well, raising the operating current on the 5V rail. At the same time, the post-gain amplifiers (PGA) are being powered down, thereby reducing the current consumption on the 3.3V rail (refer to the Electrical Characteristics table for details on TGC mode and CW mode current consumption).

All analog supply rails for the AFE5805 should be low noise, including the $3.3V$ digital supply DVDD that connects to the internal logic blocks of the VCA within the AFE5805. It is recommended to tie the DVDD Writing to these registers has the following additional nins to the same 3.3V analog supply as the AVDD1/2 effects: pins to the same 3.3V analog supply as the AVDD1/2 pins, rather than a different 3.3V rail that may also a. Total chip power increases by approximately provide power to other logic device in the system. 8mW—this includes a current increase of about Transients and noise generated by those devices can 1.9mA on AVDD1 and about 1.1mA on LVDD. couple into the AFE5805 and degrade overall device b. With reference to the LVDS Timing [Diagram](#page-11-0) and performance.

As explained in application note [SLYT075,](http://www.ti.com/lit/pdf/SLYT075) ADC clock and the data hold time to increase by 100ps. jitter can degrade ADC performance. Therefore, it is c. The clock propagation delay (t_{PROP}) is reduced by always preferred to use a low jitter clock to drive the approximately 2ns. The typical and minimum AFE5805. To ensure the performance of the values for this specification are reduced by 2ns, AFE5805, a clock with a jitter of 1ps RMS or better is and the maximum value is reduced by 1.5ns. expected. However, it might not be always possible to Power-supply noise usually can be minimized if use this clock configuration for practical reasons. With use this clock configuration for practical reasons. With grounding, bypassing, and printed circuit board (PCB) a higher clock jitter, the SNR of the AFE5805 may be degraded as well as the LVDS timing stability. In
addition, clean and stable power supplies are always
preferred to maximize device SNR performance and
 $\frac{Layout}{1}$ $\frac{Layout}{1}$ $\frac{Layout}{1}$ sections. ensure LVDS timing stability.

Poor RMS jitter (> 100ps), combined with inadequate **POWER SUPPLIES** power-supply design (for example, supply voltage power-sup The AFE5805 operates on three supply rails: a digital
1.8V supply, and the 3.3V and 5V analog supplies. At
initial power-up, the part is operational in TGC mode,
with the registers in the respective default
concerns in the

ADDRESS	DATA		
01	0010h		
D ₁	0140h		
DA	0001h		
E ₁	0020h		
02	0080h		
01	0000h		

-
- the [Definition](#page-11-1) of Setup and Hold Times, LCLKP/LCLKM shift by about 100ps to the left **CLOCK JITTER, POWER NOISE, SNR, AND** relative to CLK and OUTP/OUTM. This shift causes the data setup time to reduce by 100ps
	- approximately 2ns. The typical and minimum

use a single ground plane for the AFE5805. Care
should be taken that this ground plane is properly
partitioned between various sections within the
system to minimize interactions between analog and
digital circuitry. Alter

All bypassing and power supplies for the AFE5805 should be referenced to this analog ground plane. All **BOARD LAYOUT** supply pins should be bypassed with 0.1μ F ceramic

chip capacitors (size 0603 or smaller). In order to

minimize the lead and trace inductance, the

capacitors should be located as close to the supply

pins as possible. mounting is allowed, these capacitors are best placed
directly under the package. In addition, larger bipolar
decoupling capacitors (2.2µF to 10µF, effective at
lower frequencies) may also be used on the main
component pla supply pins. These components can be placed on the component placement.
PCB in proximity (< 0.5in or 12.7mm) to the AFE5805 component placement. itself. In order to maintain proper LVDS timing, all LVDS

The AFE5805 internally generates a number of traces should follow a controlled impedance design
reference voltages, such as the bias voltages (VB1 (for example, 100 Ω differential). In addition, all LVDS
through VB6). N recommended value for this bypass capacitor is Additional details on PCB layout techniques can be 2.2µF. All other designed reference pins can be found in the Texas Instruments Application Report bypassed with smaller capacitor values, typically MicroStar BGA [Packaging](http://www.ti.com/lit/pdf/SSYZ015B) Reference Guide 0.1µF. For best results choose low-inductance [\(SSYZ015B\)](http://www.ti.com/lit/pdf/SSYZ015B), which can be downloaded from the TI ceramic chip capacitors (size 402) and place them as web site [\(www.ti.com](http://www.ti.com)). close as possible to the device pins as possible.

GROUNDING AND BYPASSING High-speed mixed signal devices are sensitive to The AFE5805 distinguishes between three different
grounds: AVSS1 and AVSS2 (analog grounds), and
LVSS (digital ground). In most cases, it should be
adequate to lay out the printed circuit board (PCB) to
the analog and digi should be tied together at the power connector in a
star layout the design of the PCB layout by
use of proper planes and layer thickness.

TEXAS

INSTRUMENTS

www.ti.com SBOS421D –MARCH 2008–REVISED MARCH 2010

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (October, 2008) to Revision D Page

Changes from Revision B (July, 2008) to Revision C Page

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZCF (R-PBGA-N135)

PLASTIC BALL GRID ARRAY

NOTES: А. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

This drawing is subject to change without notice. В.

This is a lead-free solder ball design. $C.$

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

TI E2E Community Home Page e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Texas Instruments](http://www.mouser.com/Texas-Instruments): [AFE5805ZCF](http://www.mouser.com/access/?pn=AFE5805ZCF)