


Sample &

Buv





SBVS123A - DECEMBER 2008 - REVISED JULY 2016

# TPS737xx-Q1 1-A Low-Dropout Regulator With Reverse Current Protection

Technical

Documents

# 1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade 0: –40°C to 150°C
     Ambient Operating Temperature Range
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C4A
- Stable with 1-µF or Larger Ceramic Output Capacitor
- Input Voltage Range: 2.2 V to 5.5 V
- Ultra-Low Dropout Voltage: 130 mV (Typical) at 1 A
- Excellent Load Transient Response, Even With Only 1-µF Output Capacitor
- NMOS Topology Delivers Low Reverse Leakage
   Current
- 1% Initial Accuracy
- 3% Overall Accuracy Over Line, Load, and Temperature
- Less Than 20-nA (Typical) Quiescent Current in Shutdown Mode
- Thermal Shutdown and Current Limit for Fault
  Protection
- Available in Multiple Output Voltage Versions
  - Adjustable Output: 1.2 V to 5.5 V
  - Custom Outputs Available Using Factory Package-Level Programming

# 2 Applications

Tools &

Software

• Point of Load Regulation for DSPs, FPGAs, ASICs, and Microprocessors

Support &

Community

.....

- Post-Regulation for Switching Supplies
- Portable and Battery-Powered Equipment

# 3 Description

The TPS737xx-Q1 family of linear low-dropout (LDO) voltage regulators uses an NMOS pass element in a voltage-follower configuration. This topology is relatively insensitive to output capacitor value and ESR, allowing a wide variety of load configurations. Load transient response is excellent, even with a small 1- $\mu$ F ceramic output capacitor. The NMOS topology also allows very low dropout.


The TPS737xx-Q1 family uses an advanced BiCMOS process to yield high precision while delivering very low dropout voltages and low ground pin current. Current consumption, when not enabled, is under 20 nA and ideal for portable applications. These devices are protected by thermal shutdown and foldback current limit.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS73719-Q1, TPS73733-Q1	VSON (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Typical Application Circuit**



Copyright © 2016, Texas Instruments Incorporated



2

# **Table of Contents**

1	Fea	tures 1									
2	Applications 1										
3		cription 1									
4	Rev	ision History 2									
5	Pin	Configuration and Functions 3									
6	Spe	cifications 4									
	6.1	Absolute Maximum Ratings 4									
	6.2	ESD Ratings 4									
	6.3	Recommended Operating Conditions 4									
	6.4	Thermal Information 4									
	6.5	Electrical Characteristics 5									
	6.6	Typical Characteristics 6									
7	Deta	ailed Description 11									
	7.1	Overview 11									
	7.2	Functional Block Diagrams 11									
	7.3	Feature Description 12									
	7.4	Device Functional Modes 13									
8	Арр	lication and Implementation 14									

#### 8.2 Typical Application ..... 14 Power Supply Recommendations ...... 16 9 10.1 Layout Guidelines ..... 16 10.2 Layout Example ..... 17 10.3 Power Dissipation ..... 17 11 Device and Documentation Support ...... 17 11.1 Documentation Support ..... 17 11.2 Related Links ..... 18 11.3 Receiving Notification of Documentation Updates 18 11.4 Community Resources...... 18 11.5 Trademarks ..... 18 Electrostatic Discharge Caution...... 18 11.6 11.7 12 Mechanical, Packaging, and Orderable Information ..... 18 12.1 Package Mounting ..... 18

8.1 Application Information...... 14

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Original (December 2008) to Revision A

•	Added Device Information table, Pin Configuration and Functions section, Specifications section, ESD Ratings table,	
	Recommended Operating Conditions table, Thermal Information table, Detailed Description section, Application and	
	Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation	
	Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted Ordering Information Table; see POA at the end of the datasheet	1




www.ti.com

Page



# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
EN	5	Ι	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. See <i>Enable Pin and Shutdown</i> for more details. EN must not be left floating and can be connected to IN if not used.
FB	3	Ι	Adjustable voltage version only. This is the input to the control loop error amplifier, and it is used to set the output voltage of the device.
GND	4, Pad	G	Ground
IN	8	I	Unregulated input supply
NR	3	—	Fixed voltage versions only. Connecting an external capacitor to this pin bypasses noise generated by the internal bandgap, reducing output noise to very low levels.
OUT	1	0	Regulator output. A 1-µF or larger capacitor of any type is required for stability.
NC	2, 6, 7	—	No internal connection

# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT		
Input supply voltage	put supply voltage					
Enable voltage	-0.3	6	V			
Output voltage	-0.3	5.5	V			
Input voltage	NR or FB pin	-0.3	6	V		
Peak output current	Internal	y limited				
Output short-circuit duration	Inde	finite				
Junction temperature range, T <sub>J</sub>	-55	150	°C			
Storage temperature, T <sub>stg</sub>		-65	150	°C		

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

			VALUE	UNIT
v	Electrostatio discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	N/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±500	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>IN</sub>	Input supply voltage	2.2	5.5	V
I <sub>OUT</sub>	Output current	0	1	А
TJ	Operating junction temperature	-40	125	°C

#### 6.4 Thermal Information

		TPS737xx-Q1	
	THERMAL METRIC <sup>(1)</sup>	DRB (VSON)	UNIT
		8 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	52.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	59.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.3	°C/W
ΨJT	Junction-to-top characterization parameter	2	°C/W
ΨJB	Junction-to-board characterization parameter	19.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	11.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics

over operating temperature range (T<sub>J</sub> = -40°C to 125°C), V<sub>IN</sub> = ( $V_{OUT(nom)}$  + 1 V)<sup>(1)</sup>, I<sub>OUT</sub> = 10 mA, V<sub>EN</sub> = 2.2 V, C<sub>OUT</sub> = 2.2 µF (unless otherwise noted). Typical values are at T<sub>J</sub> = 25°C.

	PARAMETER	1	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>IN</sub>	Input voltage rar	nge <sup>(1)(2)</sup>		2.2		5.5	V	
V <sub>FB</sub>	Internal referenc	e (TPS73701)	T <sub>J</sub> = 25°C	1.192	1.2	1.216	V	
	Output voltage ra	ange (TPS73701) <sup>(3)</sup>		V <sub>FB</sub>		$5.5 - V_{DO}$	V	
V <sub>OUT</sub>		Nominal	T <sub>J</sub> = 25°C	-1		1		
V <sub>OUT</sub>	Accuracy <sup>(1)(4)</sup>	Accuracy <sup>(1)(4)</sup> $5.36 V < V_{IN} < 5.5 V, V_{OUT} = 5.08 V,$ $10 mA < I_{OUT} < 800 mA,$ $-40^{\circ}C < T_{J} < 85^{\circ}C, TPS73701$		-2		2	%	
		Over $V_{IN}$ , $I_{OUT}$ , and temperature	$V_{OUT}$ + 0.5 V ≤ $V_{IN}$ ≤ 5.5 V, 10 mA ≤ $I_{OUT}$ ≤ 1 A	-3	±0.5	3		
$\Delta V_{OUT}\%$ / $\Delta V_{IN}$	Line regulation <sup>(1</sup>	)	$V_{OUT(nom)}$ + 0.5 V ≤ $V_{IN}$ ≤ 5.5 V		0.01		%/V	
			1 mA ≤ I <sub>OUT</sub> ≤ 1 A		0.002			
ΔVOUT% / ΔIOUT	$V_{OUT}\% / \Delta I_{OUT} Load regulation$ $Dropout voltage^{(5)}$ $(V_{IN} = V_{OUT(nom)} - 0.1 \text{ V})$		10 mA ≤ I <sub>OUT</sub> ≤ 1 A			%/mA		
V <sub>DO</sub>			I <sub>OUT</sub> = 1 A		130	500	mV	
Z <sub>O</sub> (DO)	Output impedance	ce in dropout	$2.2 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{OUT}} + \text{V}_{\text{DO}}$		0.25		Ω	
I <sub>CL</sub>	Output current li	mit	$V_{OUT} = 0.9 \times V_{OUT(nom)}$	1.05	1.6	2.2	А	
I <sub>SC</sub>	Short-circuit curr	ent	V <sub>OUT</sub> = 0 V		450		mA	
I <sub>REV</sub>	Reverse leakage	e current <sup>(6)</sup> (-I <sub>IN</sub> )	$V_{EN} \le 0.5 \text{ V}, 0 \text{ V} \le V_{IN} \le V_{OUT}$		0.1		μA	
			$I_{OUT} = 10 \text{ mA} (I_Q)$		400		μA	
I <sub>GND</sub>	GND pin current		I <sub>OUT</sub> = 1 A		1300		μΑ	
I <sub>SHDN</sub>	Shutdown currer	nt (I <sub>GND</sub> )	$V_{EN} \le 0.5 \text{ V}, V_{OUT} \le V_{IN} \le 5.5 \text{ V}$		20		nA	
I <sub>FB</sub>	FB pin current (1	「PS73701)			0.1	0.6	μA	
PSRR	Power-supply re	jection ratio	f = 100 Hz, I <sub>OUT</sub> = 1 A		58		dB	
FORK	(ripple rejection)		f = 10 kHz, I <sub>OUT</sub> = 1 A		37		uв	
V <sub>N</sub>	Output noise voltage BW = 10 Hz to 100 kHz		C <sub>OUT</sub> = 10 μF	:	27 × V <sub>OUT</sub>		μV <sub>RMS</sub>	
t <sub>STR</sub>	Startup time		$V_{OUT}$ = 3 V, R <sub>L</sub> = 30 Ω, C <sub>OUT</sub> = 1 µF		600		μs	
V <sub>EN(HI)</sub>	EN pin high (ena	abled)		1.7		V <sub>IN</sub>	V	
V <sub>EN(LO)</sub>	EN pin low (shut	down)		0		0.5	V	
I <sub>EN(HI)</sub>	EN pin current (e	enabled)	V <sub>EN</sub> = 5.5 V		20		nA	
T	Thermal shutdow	vo tomocraturo	Shutdown, temperature increasing		160		°C	
T <sub>SD</sub>		in temperature	Reset, temperature decreasing					
TJ	Operating junction	on temperature		-40		125	°C	

(1)

Minimum  $V_{IN} = V_{OUT} + V_{DO}$  or 2.2 V, whichever is greater. For  $V_{OUT(nom)} < 1.6$  V, when  $V_{IN} \le 1.6$  V, the output locks to  $V_{IN}$  and may result in an overvoltage condition on the output. To avoid this situation, disable the device before powering down  $V_{IN}$ . TPS73701 is tested at  $V_{OUT} = 1.2$  V. (2)

(3)

Tolerance of external resistors not included in this specification. (4)

 $V_{DO}$  is not measured for fixed output versions with  $V_{OUT(nom)} < 2.3$  V, because minimum  $V_{IN} = 2.2$  V. Fixed-voltage versions only; see the *Reverse Current* section for more information. (5)

(6)

TPS73719-Q1, TPS73733-Q1


SBVS123A-DECEMBER 2008-REVISED JULY 2016

#### Texas Instruments

www.ti.com

### 6.6 Typical Characteristics

 $T_J = 25^{\circ}C$ ,  $V_{IN} = (V_{OUT(nom)} + 1 V)$ ,  $I_{OUT} = 10 \text{ mA}$ ,  $V_{EN} = 2.2 \text{ V}$ ,  $C_{OUT} = 2.2 \mu F$  (unless otherwise noted)




6



#### **Typical Characteristics (continued)**






#### TPS73719-Q1, TPS73733-Q1 SBVS123A – DECEMBER 2008 – REVISED JULY 2016

TEXAS INSTRUMENTS

www.ti.com

# **Typical Characteristics (continued)**




8

Copyright © 2008–2016, Texas Instruments Incorporated



# **Typical Characteristics (continued)**




**TPS73719-Q1, TPS73733-Q1** SBVS123A – DECEMBER 2008 – REVISED JULY 2016



www.ti.com

### **Typical Characteristics (continued)**





# 7 Detailed Description


### 7.1 Overview


The TPS737xx-Q1 belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features combined with an enable input make the TPS737xx-Q1 ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

Calpar Fonagoo									
R <sub>1</sub>	R <sub>2</sub>								
Short	Open								
23.2 kΩ	95.3 kΩ								
28.kΩ	56.2 kΩ								
39.2 kΩ	36.5 kΩ								
44.2 kΩ	33.2 kΩ								
46.4 kΩ	33.2 kΩ								
52.3 kΩ	30.1 kΩ								
	R1           Short           23.2 kΩ           28.kΩ           39.2 kΩ           44.2 kΩ           46.4 kΩ								


# Table 1. Standard 1% Resistor Values for Common Output Voltages

### 7.2 Functional Block Diagrams





### **Functional Block Diagrams (continued)**



See Table 1 for standard resistor values.

Figure 30. Adjustable Voltage Version

#### 7.3 Feature Description

#### 7.3.1 Output Noise

A precision bandgap reference is used to generate the internal reference voltage ( $V_{REF}$ ). This reference is the dominant noise source within the TPS737xx-Q1 and it generates approximately 32  $\mu V_{RMS}$  (10 Hz to 100 kHz) at the reference output (NR). The regulator control loop adds gain to the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by Equation 1.

$$V_{\rm N} = 32\,\mu V_{\rm RMS} \times \frac{(R_1 + R_2)}{R_2} = 32\,\mu V_{\rm RMS} \times \frac{V_{\rm OUT}}{V_{\rm REF}} \tag{1}$$

Because the value of  $V_{REF}$  is 1.2 V, this relationship reduces to:

$$V_{N}(\mu V_{RMS}) = 27 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
<sup>(2)</sup>

for the case of no C<sub>NR</sub>.

An internal 27-k $\Omega$  resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor ( $C_{NR}$ ) is connected from NR to ground. The total noise in the 10-Hz to 100-kHz bandwidth is reduced by a factor of approximately 3.2 for  $C_{NR} = 10$  nF, giving the approximate relationship for  $C_{NR} = 10$  nF in Equation 3.

$$V_{N}(\mu V_{RMS}) = 8.5 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
(3)

This noise reduction effect is shown in Figure 18.

The TPS737xx-Q1 uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above  $V_{OUT}$ . The charge pump generates approximately 250  $\mu$ V of switching noise at approximately 4 MHz, however, charge-pump noise contribution is negligible at the output of the regulator for most values of  $I_{OUT}$  and  $C_{OUT}$ .



#### Feature Description (continued)

#### 7.3.2 Internal Current Limit

The TPS737xx-Q1 internal current limit helps protect the regulator during fault conditions. Foldback current limit helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when  $V_{OUT}$  drops below 0.5 V. See Figure 10.

#### 7.3.3 Enable Pin and Shutdown

The enable pin (EN) is active high and is compatible with standard TTL-CMOS levels. A  $V_{EN}$  below 0.5 V (maximum) turns the regulator off and drops the GND pin current to approximately 10 nA. When EN is used to shutdown the regulator, all charge is removed from the pass transistor gate, and the output ramps back up to a regulated  $V_{OUT}$  (see Figure 21).

When shutdown capability is not required, EN can be connected to  $V_{IN}$ . However, the pass gate may not be discharged using this configuration, and the pass transistor may be left on (enhanced) for a significant time after  $V_{IN}$  is removed. This scenario can result in reverse current flow (if the IN pin is low impedance) and faster ramp times upon power-up. In addition, for  $V_{IN}$  ramp times slower than a few milliseconds, the output may overshoot upon power-up.

#### 7.3.4 Reverse Current

The NMOS pass element of the TPS737xx-Q1 provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the EN pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on because of stored charge on the gate.

After the EN pin is driven low, no bias voltage is required on any pin for reverse current blocking. Reverse current is specified as the current flowing out of the IN pin because of voltage applied on the OUT pin. There is additional current flowing into the OUT pin as a result of the 80-k $\Omega$  internal resistor divider to ground (see Figure 29 and Figure 30).

For the TPS73701, reverse current may flow when  $V_{FB}$  is more than 1 V above  $V_{IN}$ .

#### 7.3.5 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. Junction temperature must be limited to 125°C maximum for reliable operation. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. Thermal protection must trigger at least 35°C above the maximum expected ambient condition of your application for good reliability. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS737xx-Q1 is designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS737xx-Q1 into thermal shutdown degrades device reliability.

#### 7.4 Device Functional Modes

Driving the EN pin over 1.7 V turns on the regulator. Driving the EN below 0.5 V causes the regulator to enter shutdown mode. In shutdwon, the current consumption of the device is reduced to 20 nA (typical).



### 8 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information


The TPS737xx-Q1 family of LDO regulators use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS737xx-Q1 ideal for portable applications.

#### 8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

#### Figure 31. Typical Application Circuit For Fixed-Voltage Versions



#### Figure 32. Typical Application Circuit For Adjustable-Voltage Version

#### 8.2.1 Design Requirements

 $R_1$  and  $R_2$  can be calculated for any output voltage using the formula shown in Figure 32. Sample resistor values for common output voltages are shown in Table 1.

Make the parallel combination of  $R_1$  and  $R_2$  approximately equal to 19 k $\Omega$  for best accuracy. This 19 k $\Omega$ , in addition to the internal 8-k $\Omega$  resistor, presents the same impedance to the error amplifier as the 27-k $\Omega$  bandgap reference output. This impedance helps compensate for leakages into the error amplifier terminals.

The TPS73701 adjustable version does not have the NR pin available. However, connecting a feedback capacitor ( $C_{FB}$ ) from the output to the feedback pin (FB) reduces output noise and improves load transient performance. This capacitor must be limited to 0.1  $\mu$ F.



#### **Typical Application (continued)**

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, if input impedance is very low, it is good analog design practice to connect a  $0.1-\mu$ F to  $1-\mu$ F low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS737xx-Q1 requires a 1- $\mu$ F output capacitor for stability. It is designed to be stable for all available types and values of capacitors. In applications where multiple low ESR capacitors are in parallel, ringing may occur when the product of C<sub>OUT</sub> and total ESR drops below 50 n $\Omega$ F. Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance meets this requirement.

#### 8.2.2.2 Dropout Voltage

The TPS737xx-Q1 uses an NMOS pass transistor to achieve extremely low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the  $R_{DS(ON)}$  of the NMOS pass element.

The TPS737xx-Q1 requires a larger voltage drop from  $V_{IN}$  to  $V_{OUT}$  to avoid degraded transient response for large step changes in load current. The boundary of this transient dropout region is approximately twice the DC dropout. Values of  $V_{IN} - V_{OUT}$  above this line ensure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom ( $V_{IN}$  to  $V_{OUT}$  voltage drop). Under worst-case conditions (full-scale instantaneous load change with ( $V_{IN} - V_{OUT}$ ) close to DC dropout levels), the TPS737xx-Q1 can take a couple of hundred microseconds to return to the specified regulation accuracy.

#### 8.2.2.3 Transient Response

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without a 1- $\mu$ F output capacitor. As with any regulator, the addition of additional capacitance from the OUT pin to ground reduces undershoot magnitude but increases its duration. In the adjustable version, the addition of a capacitor (C<sub>FB</sub>) between the OUT pin and the FB pin also improves the transient response.

The TPS737xx-Q1 does not have active pulldown when the output is overvoltage. This architecture allows for applications that connect higher voltage sources, such as alternate power supplies, to be connected to the output. This architecture also results in an output overshoot of several percent if the load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by the output capacitor ( $C_{OUT}$ ) and the internal and external load resistance. The rate of decay is given by Equation 4 and Equation 5.

(Fixed voltage version)

$$\frac{dV}{dT} = \frac{V_{OUT}}{C_{OUT} \times 80 \text{ k}\Omega \parallel R_{LOAD}}$$

(Adjustable voltage version)

$$\frac{dV}{dT} = \frac{V_{OUT}}{C_{OUT} \times 80 \text{ k}\Omega \parallel (R_1 + R_2) \parallel R_{LOAD}}$$

(4)

(5)


TPS73719-Q1, TPS73733-Q1

SBVS123A - DECEMBER 2008 - REVISED JULY 2016



### **Typical Application (continued)**

#### 8.2.3 Application Curves



# 9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.2 V to 5.5 V. The input voltage range provides adequate headroom for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR help improve the output noise performance.

## 10 Layout

#### 10.1 Layout Guidelines


#### 10.1.1 Improve PSRR and Noise Performance

TI recommends that the printed circuit board (PCB) be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with each ground plane connected only at the GND pin of the device, to improve AC performance such as PSRR, output noise, and transient response. In addition, the ground connection for the bypass capacitor must connect directly to the GND pin of the device.



# 10.2 Layout Example

www.ti.com



Copyright © 2016, Texas Instruments Incorporated

Figure 35. Layout Diagram

#### **10.3 Power Dissipation**

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low-K and high-K boards are shown in *Thermal Information*. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation ( $P_D$ ) is equal to the product of the output current multiplied by the voltage drop across the output pass element ( $V_{IN}$  to  $V_{OUT}$ ). See Equation 6.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

(6)

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.

### **11 Device and Documentation Support**

#### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation see the following:

Solder Pad Recommendations for Surface-Mount Devices (SBFA015)



#### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS PRODUCT FOLDER		SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TPS73719-Q1	Click here	Click here	Click here	Click here	Click here	
TPS73733-Q1	Click here	Click here	Click here	Click here	Click here	

#### Table 2. Related Links

#### **11.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### **11.6 Electrostatic Discharge Caution**

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### 12.1 Package Mounting

See Solder Pad Recommendations for Surface-Mount Devices (SBFA015) for TPS737xx-Q1 solder pad footprint recommendations.



26-Apr-2016

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS73719QDRBRQ1	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	719Q	Samples
TPS73733QDRBRQ1	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	733Q	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

26-Apr-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS73719QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS73733QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com


# PACKAGE MATERIALS INFORMATION

27-Apr-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73719QDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS73733QDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# THERMAL PAD MECHANICAL DATA

# DRB (S-PVSON-N8)


# PLASTIC SMALL OUTLINE NO-LEAD

# THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.









- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated