

# SN8P2604A

**USER'S MANUAL** 

Version 0.2

SN8P2604A SN8P26042A

# **SONiX 8-Bit Micro-Controller**

SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.



### AMENDENT HISTORY

Version	Date	Description		
VER 0.1	Jun. 2006	Version 0.1 first issue		
VER 0.2	Jan.2007	<ol> <li>Add Marking Definition.</li> <li>Modify ELECTRICAL CHARACTERISTIC.</li> <li>Modify RST/P0.2/VPP PIN DISCRIPTION.</li> <li>Modify P8 SN8P2604 to SN8P2604A</li> </ol>		



## **Table of Content**

	AMENDEN	NT HISTORY	. 2
1	PRODU	CT OVERVIEW	.7
	1.1 FEA	ATURES	7
		STEM BLOCK DIAGRAM	
		ASSIGNMENT	
	1.4 PIN	DESCRIPTIONS	11
	1.5 PIN	CIRCUIT DIAGRAMS	12
2	CENTR	AL PROCESSOR UNIT (CPU)	13
	2.1 ME	MORY MAP	13
	2.1.1	PROGRAM MEMORY (ROM)	13
	2.1.1.1	RESET VECTOR (0000H)	14
	2.1.1.2	2 INTERRUPT VECTOR (0008H)	15
	2.1.1.3	B LOOK-UP TABLE DESCRIPTION	17
	2.1.1.4	JUMP TABLE DESCRIPTION	19
	2.1.1.5	5 CHECKSUM CALCULATION	21
	2.1.2	CODE OPTION TABLE	22
	2.1.3	DATA MEMORY (RAM)	23
	2.1.4	SYSTEM REGISTER	24
	2.1.4.1	SYSTEM REGISTER TABLE	24
	2.1.4.2		
	2.1.4.3	ACCUMULATOR	26
	2.1.4.4	PROGRAM FLAG	27
	2.1.4.5	5 PROGRAM COUNTER	28
	2.1.4.6	5 H, L REGISTERS	31
	2.1.4.7	,	
	2.1.4.8		
		DRESSING MODE	-
	2.2.1	IMMEDIATE ADDRESSING MODE	
	2.2.2	DIRECTLY ADDRESSING MODE	
	2.2.3	INDIRECTLY ADDRESSING MODE	
		ACK OPERATION	
	2.3.1	OVERVIEW	
	2.3.2	STACK REGISTERS	
	2.3.3	STACK OPERATION EXAMPLE	37
3	RESET.		38



<ul> <li>3.2 POWER ON RESET</li> <li>3.3 WATCHDOG RESET</li> <li>3.4 BROWN OUT RESET</li> </ul>	39 40 40 41
3.4 BROWN OUT RESET	40 40 41
	40 41
	41
3.4.1 BROWN OUT DESCRIPTION	
3.4.2 THE SYSTEM OPERATING VOLTAGE DECSRIPTION	41
3.4.3 BROWN OUT RESET IMPROVEMENT	
3.5 EXTERNAL RESET	44
3.6 EXTERNAL RESET CIRCUIT	44
3.6.1 Simply RC Reset Circuit	44
3.6.2 Diode & RC Reset Circuit	45
3.6.3 Zener Diode Reset Circuit	45
3.6.4 Voltage Bias Reset Circuit	46
3.6.5 External Reset IC	47
4 SYSTEM CLOCK	48
4.1 OVERVIEW	48
4.2 CLOCK BLOCK DIAGRAM	48
4.3 OSCM REGISTER	49
4.4 SYSTEM HIGH CLOCK	50
4.4.1 EXTERNAL HIGH CLOCK	50
4.4.1.1 CRYSTAL/CERAMIC	51
4.4.1.2 RC	51
4.4.1.3 EXTERNAL CLOCK SIGNAL	52
4.5 SYSTEM LOW CLOCK	53
4.5.1 SYSTEM CLOCK MEASUREMENT	54
5 SYSTEM OPERATION MODE	55
5.1 OVERVIEW	55
5.2 SYSTEM MODE SWITCHING	56
5.3 WAKEUP	58
5.3.1 OVERVIEW	58
5.3.2 WAKEUP TIME	58
5.3.3 P1W WAKEUP CONTROL REGISTER	58
6 INTERRUPT	59
6.1 OVERVIEW	59
6.2 INTEN INTERRUPT ENABLE REGISTER	60
6.3 INTRQ INTERRUPT REQUEST REGISTER	61
6.4 GIE GLOBAL INTERRUPT OPERATION	61
6.5 PUSH, POP ROUTINE	62



	6.6	INTO (P0.0) INTERRUPT OPERATION	63
	6.7	INT1 (P0.1) INTERRUPT OPERATION	64
	6.8	T0 INTERRUPT OPERATION	
	6.9	TC1 INTERRUPT OPERATION	66
	6.10	MULTI-INTERRUPT OPERATION	67
7	I/O	PORT	68
	7.1	I/O PORT MODE	68
	7.2	I/O PULL UP REGISTER	69
	7.3	I/O OPEN-DRAIN REGISTER	70
	7.4	I/O PORT DATA REGISTER	71
8	TIN	1ERS	72
	8.1	WATCHDOG TIMER	72
	8.2	TIMER 0 (T0)	74
	8.2.	1 OVERVIEW	74
	8.2.2		
	8.2		
	8.2.4		
	8.2	5 TO TIMER NOTICE	77
	8.3	TIMER/COUNTER 1 (TC1)	
	8.3.		
	8.3.2		
	8.3		
	8.3.4		
	8.3.	$\sim$	
	8.3.0	$\sim$	
	8.3.2		
	8.4	PWM1 MODE	
	8.4.		
	8.4.2	- 2	
	8.4		
	8.4.4		
9	INS	TRUCTION TABLE	90
1(	) E	LECTRICAL CHARACTERISTIC	91
	10.1	ABSOLUTE MAXIMUM RATING	91
	10.2	ELECTRICAL CHARACTERISTIC	91
11	l D	EVELOPMENT TOOL	92



12	0	TP PROGRAMMING PIN	92
	12.1	.1 The pin assignment of Easy Writer transition board socket:	. 92
	12.1	.2 SN8P2604A Programming Pin Mapping:	. 93
13	P	ACKAGE INFORMATION	94
1.	3.1	SK-DIP 28 PIN	94
1.	3.2	SOP 28 PIN	95
1.	3.3	SSOP 28 PIN	96
1.	3.4	P-DIP 20 PIN	97
1.	3.5	SOP 20 PIN	98
1.	3.6	SSOP 20 PIN	99
14	N	IARKING DEFINITION	100
14	4.1	INTRODUCTION	100
14	4.2	MARKING INDETIFICATION SYSTEM	100
14	4.3	MARKING EXAMPLE	101
14	4.4	DATECODE SYSTEM	101



# 1 PRODUCT OVERVIEW

**SN8P2604A** is modified from SN8P2604. Good high noisy protecting performance for household application.

- SN8P2604 is compatible to SN8P2604.
- Better power on reset.
- Good brown out reset production.
- SN8P2604 code can transfer to SN8P2604A directly. Program the original SN8 of SN8P2604 into SN8P2604A directly without declare SN8P2604A in source code and re-compile again.

### 1.1 FEATURES

- Memory configuration OTP ROM size: 4K \* 16 bits. RAM size: 128 \* 8 bits. Eight levels stack buffer
- I/O pin configuration
   Bi-directional: P0, P1, P2, P5
   Programmable open-drain: P1.0, P1.1
   Wakeup: P0, P1 level change trigger
   Pull-up resisters: P0, P1, P2, P5
   External interrupt input: P0.0, P0.1
   External Interrupt trigger edge:
   P0.0 controlled by PEDGE register
   P0.1 is falling edge trigger only
- Four interrupt sources
   Two internal interrupts: T0, TC1.
   Two external interrupts: INT0, INT1.
- Powerful instructions
   One clocks per instruction cycle (1T)
   Most of instructions are one cycle only.
   All ROM area JMP instruction.
   All ROM area CALL address instruction.
   All ROM area lookup table function (MOVC)

- Two 8-bit Timer/Counter
   T0: Basic timer
   TC1: Auto-reload timer counter/PWM1/Buzzer output
- On chip watchdog timer and clock source is internal low clock RC type (16KHz @3V, 32KHz @5V).
- Dual system clocks
   External high clock: BC type

External high clock: RC type up to 10 MHz External high clock: Crystal type up to 16 MHz Internal low clock: RC type 16KHz(3V), 32KHz(5V)

• Operating modes

Normal mode: Both high and low clock active Slow mode: Low clock only Sleep mode: Both high and low clock stop Green mode: Periodical wakeup by T0 timer

Package (Chip form support)
 SK-DIP 28 pins
 SK-DIP 28 pins

SOP 28 pins SSOP 28 pins P-DIP 20 pins SOP 20 pins SSOP 20 pins



¢,

### **Features Selection Table**


				Ti	mer		Green	PWM	Wakeup				
CHIP	ROM	ROM	ROM	ROM	RAM	Stack	т0	TC1	I/O	Mode	Buzzer	Pin No.	Package
SN8P2604	4K*16	128	8	v	v	24	v	v	11	SK-DIP28/SOP28/SSOP28			
SN8P26042	4K*16	128	8	v	v	16	v	v	11	P-DIP20/SOP20/SSOP20			
SN8P2604A	4K*16	128	8	v	v	24	v	v	11	SK-DIP28/SOP28/SSOP28			
SN8P26042A	4K*16	128	8	v	v	16	v	v	11	P-DIP20/SOP20/SSOP20			

### Migration SN8P2604 to SN8P2604A

Item	SN8P2604	SN8P2604A
B0MOV M, I	I can't be 0E6h or 0E7h	No Limitation
B0XCH A, M	The address of M can't be 80h~FFh	No Limitation
Valid instruction in ROM address 8	JMP or NOP	No Limitation
AC Noise Immunity Capability	Excellent	Excellent
	(Add an 47uF bypass Capacitor)	(Add an 47uF bypass Capacitor)
Power on Reset	No slow power on and slow power down protection.	Build-in power on protection.
Brown out Reset	No Brown-out Reset protection.	Build-in Brown-out Reset protection. (Multi-level LVD)
LVD	1.8V always ON	2.0V always ON 2.4V and 3.6V are controlled by code option. Note: Multi-level LVD to enhance Brown-out Reset.
Firmware comparison		SN8P2604A SN8 file (e.g. Re-compile SN8P2604 source code with declaring S8P2604A, SN8P2604A new code) can't program into SN8P2604 OTP directly by EZ/MP writer.



### **1.2 SYSTEM BLOCK DIAGRAM**





### **1.3 PIN ASSIGNMENT**

SN8P2604AK (SK-DIP 28 pins) SN8P2604AS (SOP 28 pins) SN8P2604AX (SSOP 28 pins)

SN8P26042AP (P-DIP 20 pins) SN8P26042AS (SOP 20 pins) SN8P26042AX (SSOP 20 pins)

				7 <u> </u>
P5.1	1	U	20	P5.0
P5.3/BZ1/PWM	2		19	P0.0/INT0
P1.0	3		18	VSS
P1.1	4		17	VDD
P1.2	5		16	P0.1
P1.3	6		15	RST/VPP/P0.2
P1.4	7		14	XIN
P1.5	8		13	XOUT/Fcpu
P1.6	9		12	P2.7
P1.7	10		11	P2.0
-	SN8	3P26042	2AP	-
	SN8	3P26042	2AS	
	SN8	3P26042	2AX	




### **1.4 PIN DESCRIPTIONS**

PIN NAME	TYPE	DESCRIPTION
VDD, VSS	Р	Power supply input pins for digital circuit.
P0.2/RST/VPP	I, P	<ul> <li>P0.2: Input only pin (Schmitt trigger) if disable external reset function.</li> <li>P0.2 without build-in pull-up resister</li> <li>P0.2 is input only pin without pull-up resistor under P0.2 mode. Add the 100 ohm external resistor on P0.2, when it is set to be input pin.</li> <li>RST: System reset input pin. Schmitt trigger structure, low active, normal stay to "high".</li> </ul>
		VPP: OTP programming pin.
XIN		Oscillator input pin while external oscillator enable (crystal and RC).
XOUT/Fcpu	I/O	XOUT: Oscillator output pin while external crystal enable. Fcpu: Signal output pin while external RC mode enable.
P0.0/INT0	I/O	Port 0.0 bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters. INT0 trigger pin (Schmitt trigger).
P0.1/INT1	I/O	Port 0.1 bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters. INT1 trigger pin (Schmitt trigger). TC1 event counter clock input pin.
P1.0~P1.1	I/O	Port 1.0, P1.1 bi-direction pin and open-drain pin. Schmitt trigger structure as input mode. Built-in pull-up resisters.
P1.2~P1.7	I/O	Port 1.2~P1.7 bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters.
P2.0~P2.7	I/O	Bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters.
P5.0~P5.2, P5.4	I/O	Port 5 bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters.
P5.3/BZ1/PWM1	I/O	Port 5.3 bi-direction pin. Schmitt trigger structure as input mode. Built-in pull-up resisters. TC1 ÷ 2 signal output pin for buzzer or PWM1 output pin.




### **1.5 PIN CIRCUIT DIAGRAMS**


### Port 0, 1, 2, 5 structure:



### Port 1.0, P1.1 structure:



### Port 0.2 structure:





# **2** CENTRAL PROCESSOR UNIT (CPU)

### 2.1 MEMORY MAP

### 2.1.1 PROGRAM MEMORY (ROM)

### # 4K words ROM

	ROM	
0000H	Reset vector	User reset vector
0001H 0002H 0003H	General purpose area	Jump to user start address Jump to user start address Jump to user start address
0004H 0005H 0006H 0007H	General purpose area	
0008H	Interrupt vector	User interrupt vector
0009H  000FH 0010H 0011H    0FFBH	General purpose area	User program
OFFCH OFFDH OFFEH OFFFH	Reserved	End of user program



### 2.1.1.1 RESET VECTOR (0000H)

A one-word vector address area is used to execute system reset.

- Power On Reset (NT0=1, NPD=0).
- Watchdog Reset (NT0=0, NPD=0).
- External Reset (NT0=1, NPD=1).

After power on reset, external reset or watchdog timer overflow reset, then the chip will restart the program from address 0000h and all system registers will be set as default values. It is easy to know reset status from NT0, NPD flags of PFLAG register. The following example shows the way to define the reset vector in the program memory.

### > Example: Defining Reset Vector

	ORG JMP	0 START	; 0000H ; Jump to user program address.
START:	ORG 	10H	; 0010H, The head of user program. ; User program
	ENDP		; End of program



### 2.1.1.2 INTERRUPT VECTOR (0008H)

A 1-word vector address area is used to execute interrupt request. If any interrupt service executes, the program counter (PC) value is stored in stack buffer and jump to 0008h of program memory to execute the vectored interrupt. Users have to define the interrupt vector. The following example shows the way to define the interrupt vector in the program memory.

 Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is a unique buffer and only one level.

### > Example: Defining Interrupt Vector. The interrupt service routine is following ORG 8.

.CODE	ORG JMP 	0 START	; 0000H ; Jump to user program address.
	ORG PUSH	8	; Interrupt vector. ; Save ACC and PFLAG register to buffers.
	POP RETI		; Load ACC and PFLAG register from buffers. ; End of interrupt service routine
START:			; The head of user program. ; User program
	 JMP 	START	; End of user program
	ENDP		; End of program



### > Example: Defining Interrupt Vector. The interrupt service routine is following user program.

.CODE	ORG JMP	0 START	; 0000H ; Jump to user program address.
	ORG JMP	8 MY_IRQ	; Interrupt vector. ; 0008H, Jump to interrupt service routine address.
START:	ORG 	10H	; 0010H, The head of user program. ; User program.
	JMP	START	; End of user program.
MY_IRQ:	PUSH		;The head of interrupt service routine. ; Save ACC and PFLAG register to buffers.
	POP RETI		; Load ACC and PFLAG register from buffers. ; End of interrupt service routine.
	ENDP		; End of program.

\* Note: It is easy to understand the rules of SONIX program from demo programs given above. These points are as following:

1. The address 0000H is a "JMP" instruction to make the program starts from the beginning.

2. The address 0008H is interrupt vector.

3. User's program is a loop routine for main purpose application.



### 2.1.1.3 LOOK-UP TABLE DESCRIPTION

In the ROM's data lookup function, Y register is pointed to middle byte address (bit 8~bit 15) and Z register is pointed to low byte address (bit 0~bit 7) of ROM. After MOVC instruction executed, the low-byte data will be stored in ACC and high-byte data stored in R register.

### > Example: To look up the ROM data located "TABLE1".

	B0MOV B0MOV MOVC	Y, #TABLE1\$M Z, #TABLE1\$L	; To set lookup table1's middle address ; To set lookup table1's low address. ; To lookup data, R = 00H, ACC = 35H
	INCMS JMP INCMS NOP	Z @F Y	<ul> <li>; Increment the index address for next address.</li> <li>; Z+1</li> <li>; Z is not overflow.</li> <li>; Z overflow (FFH → 00), → Y=Y+1</li> </ul>
@@:	MOVC		, ; To lookup data, R = 51H, ACC = 05H.
TABLE1:	DW DW DW	0035H 5105H 2012H	; ; To define a word (16 bits) data.

\* Note: The Y register will not increase automatically when Z register crosses boundary from 0xFF to 0x00. Therefore, user must take care such situation to avoid look-up table errors. If Z register overflows, Y register must be added one. The following INC\_YZ macro shows a simple method to process Y and Z registers automatically.

### **Example: INC\_YZ macro.**

INC_YZ	MACRO INCMS JMP	Z @F	; Z+1 ; Not overflow
	INCMS NOP	Y	; Y+1 ; Not overflow
@@:	ENDM		



### > Example: Modify above example by "INC\_YZ" macro.

	B0MOV B0MOV MOVC	Y, #TABLE1\$M Z, #TABLE1\$L	; To set lookup table1's middle address ; To set lookup table1's low address. ; To lookup data, R = 00H, ACC = 35H
	INC_YZ		; Increment the index address for next address.
@@:	MOVC		, ; To lookup data, R = 51H, ACC = 05H.
TABLE1:	DW DW DW	0035H 5105H 2012H	, ; To define a word (16 bits) data.

The other example of look-up table is to add Y or Z index register by accumulator. Please be careful if "carry" happen.

### > Example: Increase Y and Z register by B0ADD/ADD instruction.

	B0MOV B0MOV	Y, #TABLE1\$M Z, #TABLE1\$L	; To set lookup table's middle address. ; To set lookup table's low address.
	B0MOV B0ADD	A, BUF Z, A	; Z = Z + BUF.
	B0BTS1 JMP INCMS NOP	FC GETDATA Y	; Check the carry flag. ; FC = 0 ; FC = 1. Y+1.
GETDATA:	MOVC		; ; To lookup data. If BUF = 0, data is 0x0035 ; If BUF = 1, data is 0x5105 ; If BUF = 2, data is 0x2012
TABLE1:	DW DW DW	0035H 5105H 2012H	; To define a word (16 bits) data.



### 2.1.1.4 JUMP TABLE DESCRIPTION

The jump table operation is one of multi-address jumping function. Add low-byte program counter (PCL) and ACC value to get one new PCL. If PCL is overflow after PCL+ACC, PCH adds one automatically. The new program counter (PC) points to a series jump instructions as a listing table. It is easy to make a multi-jump program depends on the value of the accumulator (A).

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL–ACC, PCH keeps value and not change.

### > Example: Jump table.

ORG	0X0100	; The jump table is from the head of the ROM boundary
B0ADD	PCL, A	; PCL = PCL + ACC, <b>PCH + 1 when PCL overflow occurs</b> .
JMP	A0POINT	; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT

SONIX provides a macro for safe jump table function. This macro will check the ROM boundary and move the jump table to the right position automatically. The side effect of this macro maybe wastes some ROM size.

### > Example: If "jump table" crosses over ROM boundary will cause errors.

@JMP A	MACRO	VAL
	IF	((\$+1) !& 0XFF00) !!= ((\$+(VAL)) !& 0XFF00)
	JMP	(\$   0XFF)
	ORG	(\$   0XFF)
	ENDIF	
	ADD	PCL, A
	ENDM	

Note: "VAL" is the number of the jump table listing number.



### **Example:** "@JMP\_A" application in SONIX macro file called "MACRO3.H".

B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
@JMP_A	5	; The number of the jump table listing is five.
JMP	A0POINT	; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT
JMP	A4POINT	; ACC = 4, jump to A4POINT

If the jump table position is across a ROM boundary (0x00FF~0x0100), the "@JMP\_A" macro will adjust the jump table routine begin from next RAM boundary (0x0100).

### > Example: "@JMP\_A" operation.

### ; Before compiling program.

**ROM address** 

	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X00FD	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X00FE	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X00FF	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0100	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0101	JMP	A4POINT	; ACC = 4, jump to A4POINT

### ; After compiling program.

ROM address

	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X0100	JMP	<b>A0POINT</b>	; ACC = 0, jump to A0POINT
0X0101	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X0102	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0103	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0104	JMP	A4POINT	; ACC = 4, jump to A4POINT



### 2.1.1.5 CHECKSUM CALCULATION

The last ROM address are reserved area. User should avoid these addresses (last address) when calculate the Checksum value.

### > Example: The demo program shows how to calculated Checksum from 00H to the end of user's code.

	MOV BOMOV MOV BOMOV CLR CLR	A,#END_USER_CODE\$L END_ADDR1, A A,#END_USER_CODE\$M END_ADDR2, A Y Z	; Save low end address to end_addr1 ; Save middle end address to end_addr2 ; Set Y to 00H ; Set Z to 00H
@@: AAA:	MOVC B0BSET ADD MOV ADC JMP	FC DATA1, A A, R DATA2, A END_CHECK	; Clear C flag ; Add A to Data1 ; Add R to Data2 ; Check if the YZ address = the end of code
	INCMS JMP JMP	Z @B Y_ADD_1	; Z=Z+1 ; If Z != 00H calculate to next address ; If Z = 00H increase Y
END_CHECK:	MOV CMPRS JMP MOV CMPRS JMP JMP	A, END_ADDR1 A, Z AAA A, END_ADDR2 A, Y AAA CHECKSUM_END	; Check if Z = low end address ; If Not jump to checksum calculate ; If Yes, check if Y = middle end address ; If Not jump to checksum calculate ; If Yes checksum calculated is done.
Y_ADD_1:	INCMS NOP	Y	; Increase Y
CHECKSUM_END:	JMP	@B	; Jump to checksum calculate
END_USER_CODE:			; Label of program end



### 2.1.2 CODE OPTION TABLE

Code Option	Content	Function Description					
	RC	Low cost RC for external high clock oscillator and XOUT becomes to					
	NC	Fcpu output pin.					
	32K X'tal	Low frequency, power saving crystal (e.g. 32.768KHz) for external high					
High_Clk		clock oscillator.					
	12M X'tal	High speed crystal /resonator (e.g. 12MHz) for external high clock					
		oscillator.					
	4M X'tal	Standard crystal /resonator (e.g. 4M) for external high clock oscillator.					
	Always_On	Watchdog timer always on even in power down and green mode.					
Watch Dog	Enable	Enable watchdog timer. Watchdog timer stops in power down mode and					
		green mode.					
	Disable	Disable Watchdog function.					
	Fosc/1	Instruction cycle is oscillator clock.					
	1 000, 1	Notice: In Fosc/1, Noise Filter must be disabled.					
Fcpu	Fosc/2	Instruction cycle is 2 oscillator clocks.					
Гори		Notice: In Fosc/2, Noise Filter must be disabled.					
	Fosc/4	Instruction cycle is 4 oscillator clocks.					
	Fosc/8	Instruction cycle is 8 oscillator clocks.					
Reset_Pin	Reset	Enable External reset pin.					
Reset_Fill	P02	Enable P0.2 input only without pull-up resister.					
Security	Enable	Enable ROM code Security function.					
Security	Disable	Disable ROM code Security function.					
Naiaa Filtar	Enable	Enable Noise Filter and the Fcpu is Fosc/4~Fosc/8.					
Noise_Filter	Disable	Disable Noise Filter and the Fcpu is Fosc/1~Fosc/8.					
	LVD_L	LVD will reset chip if VDD is below 2.0V					
		LVD will reset chip if VDD is below 2.0V					
LVD	LVD_M	Enable LVD24 bit of PFLAG register for 2.4V low voltage indicator.					
		LVD will reset chip if VDD is below 2.4V					
	LVD_H	Enable LVD36 bit of PFLAG register for 3.6V low voltage indicator.					

Note:


 In high noisy environment, enable "Noise Filter" and set Watch\_Dog as "Always\_On" is strongly recommended. Enable "Noise\_Filter" will limit the Fcpu = Fosc/4 ~ Fosc/8.
 If users define watchdog as "Always\_On", assembler will Enable "Watch\_Dog" automatically.

3. Fcpu code option is only available for High Clock. Fcpu of slow mode is Fosc/4 (the Fosc is internal low clock).



### 2.1.3 DATA MEMORY (RAM)

### I28 X 8-bit RAM





### 2.1.4 SYSTEM REGISTER

#### 2.1.4.1 SYSTEM REGISTER TABLE

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
8	L	Н	R	Z	Y	-	PFLAG	-	-	-	-	-	-	-	-	-
9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
А	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
В	-	-	-	-	-	-	-	-	P0M	-	-	-	-	-	-	PEDGE
С	P1W	P1M	P2M	-	-	P5M	-	-	INTRQ	INTEN	OSCM	-	WDTR	-	PCL	PCH
D	P0	P1	P2	-	-	P5	-	-	TOM	TOC	-	-	TC1M	TC1C	TC1R	STKP
Е	P0UR	P1UR	P2UR	-	-	P5UR	@HL	@YZ	-	P10C	-	-	-	-	-	-
F	STK7L	STK7H	STK6L	STK6H	STK5L	STK5H	STK4L	STK4H	STK3L	STK3H	STK2L	STK2H	STK1L	STK1H	STK0L	STK0H

### Description

- PFLAG = ROM page and special flag register.
- H, L = Working, @HL and ROM addressing register.

P1W = Port 1 wakeup register.

PnM = Port n input/output mode register.

P1OC = Port 1 open-drain control register.

INTRQ = Interrupt request register.

OSCM = Oscillator mode register. T0M = T0 mode register.

TC1M = TC1 mode register.

TC1R = TC1 auto-reload data buffer.

STKP = Stack pointer buffer. @YZ = RAM YZ indirect addressing index pointer.

- R = Working register and ROM look-up data buffer.
- Y, Z = Working, @YZ and ROM addressing register.
- PEDGE = P0.0 edge direction register.
  - Pn = Port n data buffer.
  - PnUR = Port n pull-up resister control register.
- INTEN = Interrupt enable register.
- PCH, PCL = Program counter.
  - T0C = TC1 counting register.
  - TC1C = TC1 counting register.
  - WDTR = Watchdog timer clear register.
- STK0~STK7 = Stack 0 ~ stack 7 buffer. @HL = RAM HL indirect addressing index pointer.



### 2.1.4.2 BIT DEFINITION of SYSTEM REGISTER

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
080H	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBITO	R/W	L
081H	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBITO	R/W	H
082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	R
083H	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBITO	R/W	Z
084H	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0	R/W	 Y
086H	NT0	NPD	1BIT0	10111	1BII0	C	DC	Z	R/W	PFLAG
0B8H						-	P01M	P00M	R/W	P0M
0BFH				P00G1	P00G0		10111	1.00111	R/W	PEDGE
0C0H	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W	W	P1W
0C1H	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M	R/W	P1M
0C2H	P27M	P26M	P25M	P24M	P23M	P22M	P21M	P20M	R/W	P2M
0C5H	12110	1 2010	1 2010	P54M	P53M	P52M	P51M	P50M	R/W	P5M
0C8H		TC1IRQ		TOIRQ	1.0011	1 0210	P01IRQ	P00IRQ	R/W	INTRQ
0C9H		TC1IEN		TOIEN			P01IEN	POOIEN	R/W	INTEN
0CAH		TOTIEN		CPUM1	CPUM0	CLKMD	STPHX	TOOLIN	R/W	OSCM
0CCH	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0	W	WDTR
0CEH	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	R/W	PCL
0CFH	101	100	1.00	104	PC11	PC10	PC9	PC8	R/W	PCH
0D0H					1011	P02	P01	P00	R/W	P0
0D0H 0D1H	P17	P16	P15	P14	P13	P12	P11	P10	R/W	P1
0D1H 0D2H	P27	P26	P25	P24	P23	P22	P21	P20	R/W	P2
0D5H	121	120	125	P54	P53	P52	P51	P50	R/W	P5
0D8H	T0ENB	T0rate2	T0rate1	T0rate0	1 00	1.02	101	1.50	R/W	ТОМ
0D9H	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0	R/W	TOC
0DCH	TC1ENB	TC1rate2	TC1rate1	TC1rate0	TC1CKS	ALOAD1	TC10UT	PWM10UT	R/W	TC1M
0DDH	TC1C7	TC1C6	TC1C5	TC1C4	TC1C3	TC1C2	TC1C1	TC1C0	R/W	TC1C
0DEH	TC1R7	TC1R6	TC1R5	TC1R4	TC1R3	TC1R2	TC1R1	TC1R0	W	TC1R
0DFH	GIE	10110	10110	1011(4	10110	STKPB2	STKPB1	STKPB0	R/W	STKP
0E0H	OIL					OTTA D2	P01R	P00R	W	POUR
0E1H	P17R	P16R	P15R	P14R	P13R	P12R	P11R	P10R	Ŵ	P1UR
0E2H	P27R	P26R	P25R	P24R	P23R	P22R	P21R	P20R	Ŵ	P2UR
0E5H	12/1	1 201	1251	P54R	P53R	P52R	P51R	P50R	Ŵ	P5UR
0E6H	@HL7	@ HL 6	@ HL5	@ HL4	@ HL3	@ HL2	@ HL1	@ HL0	R/W	@ HL
0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ
0E9H	@121	@120	@120	@124	@120	WI22	P110C	P100C	W	P10C
0E0H	S7PC7	S7PC6	S7PC5	S7PC4	S7PC3	S7PC2	S7PC1	S7PC0	R/W	STK7L
0F1H	-		-		S7PC11	S7PC10	S7PC9	S7PC8	R/W	STK7L
0F1H 0F2H	- S6PC7	- S6PC6	- S6PC5	- S6PC4	S6PC3	S6PC2	S6PC1	S6PC0	R/W	STK6L
0F3H		-			S6PC11	S6PC10	S6PC9	S6PC8	R/W	STK6L
0F4H	- S5PC7	- S5PC6	- S5PC5	- S5PC4	S5PC3	S5PC10	S5PC1	S5PC0	R/W	STK5L
0F5H	-	-	-	-	S5PC11	S5PC10	S5PC9	S5PC8	R/W	STK5L
0F6H	S4PC7	S4PC6	S4PC5	S4PC4	S4PC3	S4PC2	S4PC1	S4PC0	R/W	STK4L
0F7H	-	-	-	-	S4PC11	S4PC10	S4PC9	S4PC8	R/W	STK4L STK4H
0F8H	- S3PC7	- S3PC6	- S3PC5	- S3PC4	S3PC3	S3PC2	S3PC1	S3PC0	R/W	STK3L
0F9H	001 07	00100	001 00		S3PC11	S3PC10	S3PC9	S3PC8	R/W	STK3L
0FAH	S2PC7	S2PC6	S2PC5	- S2PC4	S2PC3	S2PC2	S2PC3	S2PC0	R/W	STK2L
0FAH 0FBH	02107	52100	521.05		S2PC3 S2PC11	S2PC2 S2PC10	S2PC1 S2PC9	S2PC0 S2PC8	R/W	STK2L STK2H
0FCH	S1PC7	S1PC6	S1PC5	- S1PC4	S1PC3	S1PC2	S1PC1	S1PC0	R/W	STK1L
0FCH 0FDH	51107	51100	51105	511:04	S1PC11	S1PC2	S1PC1 S1PC9	S1PC0	R/W	STK1L STK1H
0FEH	S0PC7	S0PC6	S0PC5	- S0PC4	SOPC3	S0PC2	SIPC9 S0PC1	SOPCO	R/W	STKOL
OFFH	30501	30500	30503	- 50PC4	SOPC3	S0PC2	S0PC1 S0PC9	SOPCO SOPC8	R/W	STKOL
				-	JUFUII	SUFCIU	30509	30500	EV VV	311/01

\* Note:

**1.** To avoid system error, please be sure to put all the "0" and "1" as it indicates in the above table.

- 2. All of register names had been declared in SN8ASM assembler.
- 3. One-bit name had been declared in SN8ASM assembler with "F" prefix code.
- 4. "b0bset", "b0bclr", "bset", "bclr" instructions are only available to the "R/W" registers.
- 5. For detail description, please refer to the "System Register Quick Reference Table".



### 2.1.4.3 ACCUMULATOR

The ACC is an 8-bit data register responsible for transferring or manipulating data between ALU and data memory. If the result of operating is zero (Z) or there is carry (C or DC) occurrence, then these flags will be set to PFLAG register. ACC is not in data memory (RAM), so ACC can't be access by "B0MOV" instruction during the instant addressing mode.

### **Example: Read and write ACC value.**

; Read ACC data and store in BUF data memory.

MOV BUF, A

; Write a immediate data into ACC.

MOV A, #0FH

; Write ACC data from BUF data memory.

· or	MOV	A, BUF
; or	B0MOV	A, BUF

The system doesn't store ACC and PFLAG value when interrupt executed. ACC and PFLAG data must be saved to other data memories. "PUSH", "POP" save and load ACC, PFLAG data into buffers.

### > Example: Protect ACC and working registers.

INT	SERVICE:

PUSH	; Save ACC and PFLAG to buffers.
POP	; Load ACC and PFLAG from buffers.
RETI	; Exit interrupt service vector



### 2.1.4.4 PROGRAM FLAG

The PFLAG register contains the arithmetic status of ALU operation, system reset status and LVD detecting status. NTO, NPD bits indicate system reset status including power on reset, LVD reset, reset by external pin active and watchdog reset. C, DC, Z bits indicate the result status of ALU operation. LVD24, LVD36 bits indicate LVD detecting power voltage status.

ponor ronag	o otatao.							
086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	С	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

### Bit [7:6] NT0, NPD: Reset status flag.

,		5
NT0	NPD	Reset Status
0	0	Watch-dog time out
0	1	Reserved
1	0	Reset by LVD
1	1	Reset by external Reset Pin

Bit 5 **LVD36:** LVD 3.6V operating flag and only support LVD code option is LVD\_H.

- 0 = Inactive (VDD > 3.6V).
- 1 = Active (VDD <= 3.6V).
- Bit 4 **LVD24:** LVD 2.4V operating flag and only support LVD code option is LVD\_M. 0 = Inactive (VDD > 2.4V).
  - 1 = Active (VDD <= 2.4V).

### Bit 2 C: Carry flag

- 1 = Addition with carry, subtraction without borrowing, rotation with shifting out logic "1", comparison result  $\geq 0$ .
- 0 = Addition without carry, subtraction with borrowing signal, rotation with shifting out logic "0", comparison result < 0.

### Bit 1 **DC:** Decimal carry flag

- 1 = Addition with carry from low nibble, subtraction without borrow from high nibble.
- 0 = Addition without carry from low nibble, subtraction with borrow from high nibble.

### Bit 0 Z: Zero flag

- 1 = The result of an arithmetic/logic/branch operation is zero.
- 0 = The result of an arithmetic/logic/branch operation is not zero.

### Note: Refer to instruction set table for detailed information of C, DC and Z flags.



### 2.1.4.5 **PROGRAM COUNTER**

The program counter (PC) is a 12-bit binary counter separated into the high-byte 4 and the low-byte 8 bits. This counter is responsible for pointing a location in order to fetch an instruction for kernel circuit. Normally, the program counter is automatically incremented with each instruction during program execution.

Besides, it can be replaced with specific address by executing CALL or JMP instruction. When JMP or CALL instruction is executed, the destination address will be inserted to bit 0 ~ bit 11.

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC	-	-	-	-	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
After reset	-	-	-	-	0	0	0	0	0	0	0	0	0	0	0	0
	PCH							PCL								

### • ONE ADDRESS SKIPPING

There are nine instructions (CMPRS, INCS, INCMS, DECS, DECMS, BTS0, BTS1, B0BTS0, B0BTS1) with one address skipping function. If the result of these instructions is true, the PC will add 2 steps to skip next instruction.

If the condition of bit test instruction is true, the PC will add 2 steps to skip next instruction.

C0STEP:	B0BTS1 JMP   NOP	FC COSTEP	; To skip, if Carry_flag = 1 ; Else jump to C0STEP.
C1STEP:	BOMOV BOBTSO JMP  NOP	A, BUF0 FZ C1STEP	; Move BUF0 value to ACC. ; To skip, if Zero flag = 0. ; Else jump to C1STEP.
CISIEF.	NOF		

### If the ACC is equal to the immediate data or memory, the PC will add 2 steps to skip next instruction.

	CMPRS JMP	A, #12H C0STEP	; To skip, if ACC = 12H. ; Else jump to C0STEP.
COSTEP:	 NOP		



## If the destination increased by 1, which results overflow of 0xFF to 0x00, the PC will add 2 steps to skip next instruction.

INCS instruction:	INCS JMP	BUF0 COSTEP	; Jump to C0STEP if ACC is not zero.
COSTEP:	 NOP		
INCMS instruction:	INCMS JMP 	BUF0 COSTEP	; Jump to C0STEP if BUF0 is not zero.
C0STEP:	NOP		

If the destination decreased by 1, which results underflow of 0x00 to 0xFF, the PC will add 2 steps to skip next instruction.

DECS instruction:	DECS	BUF0	
	JMP	COSTEP	; Jump to C0STEP if ACC is not zero.
C0STEP:	NOP		

### **DECMS** instruction:

	DECMS JMP	BUF0 C0STEP	; Jump to C0STEP if BUF0 is not zero.
COSTEP:	 NOP		



### **MULTI-ADDRESS JUMPING**

Users can jump around the multi-address by either JMP instruction or ADD M, A instruction (M = PCL) to activate multi-address jumping function. Program Counter supports "ADD M,A", "ADC M,A" and "B0ADD M,A" instructions for carry to PCH when PCL overflow automatically. For jump table or others applications, users can calculate PC value by the three instructions and don't care PCL overflow problem.

\* Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL–ACC, PCH keeps value and not change.

### > Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H	MOV B0MOV 	A, #28H PCL, A	; Jump to address 0328H
; PC = 0328H	MOV B0MOV 	A, #00H PCL, A	; Jump to address 0300H

### > Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H

B0ADD	PCL, A	; PCL = PCL + ACC, the PCH cannot be changed.
JMP	A0POINT	; If ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT



### 2.1.4.6 H, L REGISTERS

The H and L registers are the 8-bit buffers. There are two major functions of these registers.

- can be used as general working registers
- can be used as RAM data pointers with @HL register

081H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Н	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBIT0
Read/Write	R/W							
After reset	Х	Х	Х	Х	Х	Х	Х	Х

080H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
L	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0
Read/Write	R/W							
After reset	Х	Х	Х	Х	Х	Х	Х	Х

Example: If want to read a data from RAM address 20H of bank\_0, it can use indirectly addressing mode to access data as following.

B0MOV	H, #00H	; To set RAM bank 0 for H register
B0MOV	L, #20H	; To set location 20H for L register
<b>B0MOV</b>	A, @HL	; To read a data into ACC

### > Example: Clear general-purpose data memory area of bank 0 using @HL register.

	CLR	H	; H = 0, bank 0
	B0MOV	L, #07FH	; L = 7FH, the last address of the data memory area
CLR_HL_BUF:	CLR	@HL	; Clear @HL to be zero
	DECMS	L	; L – 1, if L = 0, finish the routine
	JMP	CLR_HL_BUF	; Not zero
END_CLR:	CLR 	@HL	; End of clear general purpose data memory area of bank 0

SONiX TECHNOLOGY CO., LTD



### 2.1.4.7 Y, Z REGISTERS

The Y and Z registers are the 8-bit buffers. There are three major functions of these registers.

- can be used as general working registers
- can be used as RAM data pointers with @YZ register
- can be used as ROM data pointer with the MOVC instruction for look-up table

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Y	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

083H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

### **Example:** Uses Y, Z register as the data pointer to access data in the RAM address 025H of bank0.

B0MOV	Y, #00H	; To set RAM bank 0 for Y register
<b>B0MOV</b>	Z, #25H	; To set location 25H for Z register
B0MOV	A, @YZ	; To read a data into ACC

### **Example:** Uses the Y, Z register as data pointer to clear the RAM data.

	B0MOV	Y, #0	; Y = 0, bank 0
	B0MOV	Z, #07FH	; Z = 7FH, the last address of the data memory area
CLR_YZ_BUF:	CLR	@YZ	; Clear @YZ to be zero
	DECMS	Z	; Z – 1, if Z= 0, finish the routine
	JMP	CLR_YZ_BUF	; Not zero
END_CLR:	CLR	@YZ	; End of clear general purpose data memory area of bank 0



### 2.1.4.8 R REGISTERS

R register is an 8-bit buffer. There are two major functions of the register.

• Can be used as working register

 For store high-byte data of look-up table (MOVC instruction executed, the high-byte data of specified ROM address will be stored in R register and the low-byte data will be stored in ACC).

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Note: Please refer to the "LOOK-UP TABLE DESCRIPTION" about R register look-up table application.



### 2.2 ADDRESSING MODE

### 2.2.1 IMMEDIATE ADDRESSING MODE

The immediate addressing mode uses an immediate data to set up the location in ACC or specific RAM.

Example: Move the immediate data 12H to ACC.						
MO	V A,	, #12H	; To set an immediate data 12H into ACC.			
Example: Move the	immediate	e data 12H to R re	egister.			
BON	IOV R	, #12H	; To set an immediate data 12H into R register			

\* Note: In immediate addressing mode application, the specific RAM must be 0x80~0x87 working register.

### 2.2.2 DIRECTLY ADDRESSING MODE

The directly addressing mode moves the content of RAM location in or out of ACC.

### > Example: Move 0x12 RAM location data into ACC.

B0MOV A, 12H ; To get a content of RAM location 0x12 of bank 0 and save in ACC.

### > Example: Move ACC data into 0x12 RAM location.

B0MOV 12H, A ; To get a content of ACC and save in RAM location 12H of bank 0.

### 2.2.3 INDIRECTLY ADDRESSING MODE

The indirectly addressing mode is to access the memory by the data pointer registers (H/L, Y/Z).

### > Example: Indirectly addressing mode with @HL register

B0MOV	H, #0	; To clear H register to access RAM bank 0.
B0MOV	L, #12H	; To set an immediate data 12H into L register.
B0MOV	A, @HL	; Use data pointer @HL reads a data from RAM location ; 012H into ACC.

> Example: Indirectly addressing mode with @YZ register


B0MOV	Y, #0	; To clear Y register to access RAM bank 0.
B0MOV	Z, #12H	; To set an immediate data 12H into Z register.
B0MOV	A, @YZ	; Use data pointer @YZ reads a data from RAM location ; 012H into ACC.



### 2.3 STACK OPERATION

### 2.3.1 OVERVIEW

The stack buffer has 8-level. These buffers are designed to push and pop up program counter's (PC) data when interrupt service routine and "CALL" instruction are executed. The STKP register is a pointer designed to point active level in order to push or pop up data from stack buffer. The STKnH and STKnL are the stack buffers to store program counter (PC) data.





### 2.3.2 STACK REGISTERS

The stack pointer (STKP) is a 3-bit register to store the address used to access the stack buffer, 12-bit data memory (STKnH and STKnL) set aside for temporary storage of stack addresses.

The two stack operations are writing to the top of the stack (push) and reading from the top of stack (pop). Push operation decrements the STKP and the pop operation increments each time. That makes the STKP always point to the top address of stack buffer and write the last program counter value (PC) into the stack buffer.

The program counter (PC) value is stored in the stack buffer before a CALL instruction executed or during interrupt service routine. Stack operation is a LIFO type (Last in and first out). The stack pointer (STKP) and stack buffer (STKnH and STKnL) are located in the system register area bank 0.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit[2:0] **STKPBn:** Stack pointer (n =  $0 \sim 2$ )

- Bit 7 **GIE:** Global interrupt control bit.
  - 0 = Disable.
  - 1 = Enable. Please refer to the interrupt chapter.
- Example: Stack pointer (STKP) reset, we strongly recommended to clear the stack pointer in the beginning of the program.

MOV	A, #00000111B
B0MOV	STKP, A

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnH	-	-	-	-	SnPC11	SnPC10	SnPC9	SnPC8
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
After reset	-	-	-	-	0	0	0	0
		DHC			D:+ 0	D:+ 0		

UFUH~UFFH	Bit /	BILD	BIt 5	BIT 4	BIt 3	BIT 2	BICI	BILU
STKnL	SnPC7	SnPC6	SnPC5	SnPC4	SnPC3	SnPC2	SnPC1	SnPC0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

STKn = STKnH , STKnL ( $n = 7 \sim 0$ )



## 2.3.3 STACK OPERATION EXAMPLE

The two kinds of Stack-Save operations refer to the stack pointer (STKP) and write the content of program counter (PC) to the stack buffer are CALL instruction and interrupt service. Under each condition, the STKP decreases and points to the next available stack location. The stack buffer stores the program counter about the op-code address. The Stack-Save operation is as the following table.

Stack Level	S	STKP Registe	er	Stack	Buffer	Description
Stack Level	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description
0	1	1	1	Free	Free	-
1	1	1	0	STK0H	STK0L	-
2	1	0	1	STK1H	STK1L	-
3	1	0	0	STK2H	STK2L	-
4	0	1	1	STK3H	STK3L	-
5	0	1	0	STK4H	STK4L	-
6	0	0	1	STK5H	STK5L	-
7	0	0	0	STK6H	STK6L	-
8	1	1	1	STK7H	STK7L	-
> 8	1	1	0	-	-	Stack Over, error

There are Stack-Restore operations correspond to each push operation to restore the program counter (PC). The RETI instruction uses for interrupt service routine. The RET instruction is for CALL instruction. When a pop operation occurs, the STKP is incremented and points to the next free stack location. The stack buffer restores the last program counter (PC) to the program counter registers. The Stack-Restore operation is as the following table.

Stack Level	STKP Register			Stack	Buffer	Description
Stack Level	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description
8	1	1	1	STK7H	STK7L	-
7	0	0	0	STK6H	STK6L	-
6	0	0	1	STK5H	STK5L	-
5	0	1	0	STK4H	STK4L	-
4	0	1	1	STK3H	STK3L	-
3	1	0	0	STK2H	STK2L	-
2	1	0	1	STK1H	STK1L	-
1	1	1	0	STK0H	STK0L	-
0	1	1	1	Free	Free	-



## **3** RESET

## 3.1 OVERVIEW

The system would be reset in three conditions as following.

- Power on reset
- Watchdog reset
- Brown out reset
- External reset (only supports external reset pin enable situation)


When any reset condition occurs, all system registers keep initial status, program stops and program counter is cleared. After reset status released, the system boots up and program starts to execute from ORG 0. The NT0, NPD flags indicate system reset status. The system can depend on NT0, NPD status and go to different paths by program.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	С	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	_	0	0	-	0	0	0

#### Bit [7:6] NTO, NPD: Reset status flag.

NT0	NPD	Condition	Description
0	0	Watchdog reset	Watchdog timer overflow.
0	1	Reserved	-
1	0	Power on reset and LVD reset.	Power voltage is lower than LVD detecting level.
1	1	External reset	External reset pin detect low level status.

Finishing any reset sequence needs some time. The system provides complete procedures to make the power on reset successful. For different oscillator types, the reset time is different. That causes the VDD rise rate and start-up time of different oscillator is not fixed. RC type oscillator's start-up time is very short, but the crystal type is longer. Under client terminal application, users have to take care the power on reset time for the master terminal requirement. The reset timing diagram is as following.





## 3.2 POWER ON RESET

The power on reset depend no LVD operation for most power-up situations. The power supplying to system is a rising curve and needs some time to achieve the normal voltage. Power on reset sequence is as following.

- **Power-up:** System detects the power voltage up and waits for power stable.
- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- **System initialization:** All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- **Program executing:** Power on sequence is finished and program executes from ORG 0.

## 3.3 WATCHDOG RESET

Watchdog reset is a system protection. In normal condition, system works well and clears watchdog timer by program. Under error condition, system is in unknown situation and watchdog can't be clear by program before watchdog timer overflow. Watchdog timer overflow occurs and the system is reset. After watchdog reset, the system restarts and returns normal mode. Watchdog reset sequence is as following.

- Watchdog timer status: System checks watchdog timer overflow status. If watchdog timer overflow occurs, the system is reset.
- **System initialization:** All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- **Program executing:** Power on sequence is finished and program executes from ORG 0.

Watchdog timer application note is as following.

- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.


Note: Please refer to the "WATCHDOG TIMER" about watchdog timer detail information.



## 3.4 BROWN OUT RESET

#### **3.4.1 BROWN OUT DESCRIPTION**

The brown out reset is a power dropping condition. The power drops from normal voltage to low voltage by external factors (e.g. EFT interference or external loading changed). The brown out reset would make the system not work well or executing program error.



#### **Brown Out Reset Diagram**

The power dropping might through the voltage range that's the system dead-band. The dead-band means the power range can't offer the system minimum operation power requirement. The above diagram is a typical brown out reset diagram. There is a serious noise under the VDD, and VDD voltage drops very deep. There is a dotted line to separate the system working area. The above area is the system work well area. The below area is the system work error area called dead-band. V1 doesn't touch the below area and not effect the system operation. But the V2 and V3 is under the below area and may induce the system error occurrence. Let system under dead-band includes some conditions. **DC application:** 

The power source of DC application is usually using battery. When low battery condition and MCU drive any loading, the power drops and keeps in dead-band. Under the situation, the power won't drop deeper and not touch the system reset voltage. That makes the system under dead-band.

#### AC application:


In AC power application, the DC power is regulated from AC power source. This kind of power usually couples with AC noise that makes the DC power dirty. Or the external loading is very heavy, e.g. driving motor. The loading operating induces noise and overlaps with the DC power. VDD drops by the noise, and the system works under unstable power situation.

The power on duration and power down duration are longer in AC application. The system power on sequence protects the power on successful, but the power down situation is like DC low battery condition. When turn off the AC power, the VDD drops slowly and through the dead-band for a while.



#### 3.4.2 THE SYSTEM OPERATING VOLTAGE DECSRIPTION

To improve the brown out reset needs to know the system minimum operating voltage which is depend on the system executing rate and power level. Different system executing rates have different system minimum operating voltage. The electrical characteristic section shows the system voltage to executing rate relationship.



System Rate (Fcpu)

Normally the system operation voltage area is higher than the system reset voltage to VDD, and the reset voltage is decided by LVD detect level. The system minimum operating voltage rises when the system executing rate upper even higher than system reset voltage. The dead-band definition is the system minimum operating voltage above the system reset voltage.


### 3.4.3 BROWN OUT RESET IMPROVEMENT

How to improve the brown reset condition? There are some methods to improve brown out reset as following.

- LVD reset
- Watchdog reset
- Reduce the system executing rate
- External reset circuit. (Zener diode reset circuit, Voltage bias reset circuit, External reset IC)
- \* Note:
- 1. The "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC" can completely improve the brown out reset, DC low battery and AC slow power down conditions.
- 2. For AC power application and enhance EFT performance, the system clock is 4MHz/4 (1 mips) and use external reset (" Zener diode reset circuit", "Voltage bias reset circuit", "External reset IC"). The structure can improve noise effective and get good EFT characteristic.



#### LVD reset:



The LVD (low voltage detector) is built-in Sonix 8-bit MCU to be brown out reset protection. When the VDD drops and is below LVD detect voltage, the LVD would be triggered, and the system is reset. The LVD detect level is different by each MCU. The LVD voltage level is a point of voltage and not easy to cover all dead-band range. Using LVD to improve brown out reset is depend on application requirement and environment. If the power variation is very deep, violent and trigger the LVD, the LVD can be the protection. If the power variation can touch the LVD detect level and make system work error, the LVD can't be the protection and need to other reset methods. More detail LVD information is in the electrical characteristic section.

The LVD is three levels design (2.0V/2.4V/3.6V) and controlled by LVD code option. The 2.0V LVD is always enable for power on reset and Brown Out reset. The 2.4V LVD includes LVD reset function and flag function to indicate VDD status function. The 3.6V includes flag function to indicate VDD status. LVD flag function can be an **easy low battery detector**. LVD24, LVD36 flags indicate VDD voltage level. For low battery detect application, only checking LVD24, LVD36 status to be battery status. This is a cheap and easy solution.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	LVD36	LVD24	-	С	DC	Z
Read/Write	R/W	R/W	R	R	-	R/W	R/W	R/W
After reset	-	-	0	0	-	0	0	0

Bit 5 LVD36: LVD 3.6V operating flag and only support LVD code option is LVD\_H.

0 = Inactive (VDD > 3.6V).

 $1 = \text{Active (VDD} \le 3.6\text{V}).$ 

Bit 4 LVD24: LVD 2.4V operating flag and only support LVD code option is LVD\_M.

0 = Inactive (VDD > 2.4V).

 $1 = \text{Active (VDD} \le 2.4\text{V}).$ 



LVD	LVD Code Option					
	LVD_L	LVD_M	LVD_H			
2.0V Reset	Available	Available	Available			
2.4V Flag	-	Available	-			
2.4V Reset	-	-	Available			
3.6V Flag	-	-	Available			

#### LVD L

If VDD < 2.0V, system will be reset. Disable LVD24 and LVD36 bit of PFLAG register

#### LVD M

If VDD < 2.0V, system will be reset. Enable LVD24 bit of PFLAG register. If VDD > 2.4V, LVD24 is "0". If VDD <= 2.4V, LVD24 flag is "1" Disable LVD36 bit of PFLAG register LVD2 H If VDD < 2.4V, system will be reset. Enable LVD24 bit of PFLAG register. If VDD > 2.4V, LVD24 is "0". If VDD <= 2.4V, LVD24 flag is "1" Enable LVD36 bit of PFLAG register. If VDD > 3.6V, LVD36 is "0". If VDD <= 3.6V, LVD36 flag is "1"

Note:

- 1. After any LVD reset, LVD24, LVD36 flags are cleared.
- 2. The voltage level of LVD 2.4V or 3.6V is for design reference only. Don't use the LVD indicator as precision VDD measurement.

#### Watchdog reset:

The watchdog timer is a protection to make sure the system executes well. Normally the watchdog timer would be clear at one point of program. Don't clear the watchdog timer in several addresses. The system executes normally and the watchdog won't reset system. When the system is under dead-band and the execution error, the watchdog timer can't be clear by program. The watchdog is continuously counting until overflow occurrence. The overflow signal of watchdog timer triggers the system to reset, and the system return to normal mode after reset sequence. This method also can improve brown out reset condition and make sure the system to return normal mode.

If the system reset by watchdog and the power is still in dead-band, the system reset sequence won't be successful and the system stays in reset status until the power return to normal range. Watchdog timer application note is as following.

#### Reduce the system executing rate:

If the system rate is fast and the dead-band exists, to reduce the system executing rate can improve the dead-band. The lower system rate is with lower minimum operating voltage. Select the power voltage that's no dead-band issue and find out the mapping system rate. Adjust the system rate to the value and the system exits the dead-band issue. This way needs to modify whole program timing to fit the application requirement.

#### External reset circuit:

The external reset methods also can improve brown out reset and is the complete solution. There are three external reset circuits to improve brown out reset including "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC". These three reset structures use external reset signal and control to make sure the MCU be reset under power dropping and under dead-band. The external reset information is described in the next section.



## 3.5 EXTERNAL RESET


External reset function is controlled by "Reset\_Pin" code option. Set the code option as "Reset" option to enable external reset function. External reset pin is Schmitt Trigger structure and low level active. The system is running when reset pin is high level voltage input. The reset pin receives the low voltage and the system is reset. The external reset operation actives in power on and normal running mode. During system power-up, the external reset pin must be high level input, or the system keeps in reset status. External reset sequence is as following.

- External reset (only external reset pin enable): System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- **Program executing:** Power on sequence is finished and program executes from ORG 0.

The external reset can reset the system during power on duration, and good external reset circuit can protect the system to avoid working at unusual power condition, e.g. brown out reset in AC power application...

## 3.6 EXTERNAL RESET CIRCUIT

## 3.6.1 Simply RC Reset Circuit




This is the basic reset circuit, and only includes R1 and C1. The RC circuit operation makes a slow rising signal into reset pin as power up. The reset signal is slower than VDD power up timing, and system occurs a power on signal from the timing difference.

Note: The reset circuit is no any protection against unusual power or brown out reset.




## 3.6.2 Diode & RC Reset Circuit



This is the better reset circuit. The R1 and C1 circuit operation is like the simply reset circuit to make a power on signal. The reset circuit has a simply protection against unusual power. The diode offers a power positive path to conduct higher power to VDD. It is can make reset pin voltage level to synchronize with VDD voltage. The structure can improve slight brown out reset condition.

Note: The R2 100 ohm resistor of "Simply reset circuit" and "Diode & RC reset circuit" is necessary to limit any current flowing into reset pin from external capacitor C in the event of reset pin breakdown due to Electrostatic Discharge (ESD) or Electrical Over-stress (EOS).


#### **3.6.3 Zener Diode Reset Circuit**



The zener diode reset circuit is a simple low voltage detector and can **improve brown out reset condition completely**. Use zener voltage to be the active level. When VDD voltage level is above "Vz + 0.7V", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "Vz + 0.7V", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode. Decide the reset detect voltage by zener specification. Select the right zener voltage to conform the application.



## 3.6.4 Voltage Bias Reset Circuit




The voltage bias reset circuit is a low cost voltage detector and can **improve brown out reset condition completely**. The operating voltage is not accurate as zener diode reset circuit. Use R1, R2 bias voltage to be the active level. When VDD voltage level is above or equal to " $0.7V \times (R1 + R2) / R1$ ", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below " $0.7V \times (R1 + R2) / R1$ ", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below " $0.7V \times (R1 + R2) / R1$ ", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode.

Decide the reset detect voltage by R1, R2 resistances. Select the right R1, R2 value to conform the application. In the circuit diagram condition, the MCU's reset pin level varies with VDD voltage variation, and the differential voltage is 0.7V. If the VDD drops and the voltage lower than reset pin detect level, the system would be reset. If want to make the reset active earlier, set the R2 > R1 and the cap between VDD and C terminal voltage is larger than 0.7V. The external reset circuit is with a stable current through R1 and R2. For power consumption issue application, e.g. DC power system, the current must be considered to whole system power consumption.

Note: Under unstable power condition as brown out reset, "Zener diode rest circuit" and "Voltage bias reset circuit" can protects system no any error occurrence as power dropping. When power drops below the reset detect voltage, the system reset would be triggered, and then system executes reset sequence. That makes sure the system work well under unstable power situation.



## 3.6.5 External Reset IC



The external reset circuit also use external reset IC to enhance MCU reset performance. This is a high cost and good effect solution. By different application and system requirement to select suitable reset IC. The reset circuit can improve all power variation.



# **4** SYSTEM CLOCK

## 4.1 OVERVIEW


The micro-controller is a dual clock system. There are high-speed clock and low-speed clock. The high-speed clock is generated from the external oscillator circuit. The low-speed clock is generated from on-chip low-speed RC oscillator circuit (ILRC 16KHz @3V, 32KHz @5V).

Both the high-speed clock and the low-speed clock can be system clock (Fosc). The system clock in slow mode is divided by 4 to be the instruction cycle (Fcpu).

- Sormal Mode (High Clock): Fcpu = Fhosc / N, N = 1 ~ 8, Select N by Fcpu code option.
- **Slow Mode (Low Clock):** Fcpu = Flosc/4.

SONIX provides a "**Noise Filter**" controlled by code option. In high noisy situation, the noise filter can isolate noise outside and protect system works well. The minimum Fcpu of high clock is limited at **Fhosc/4** when noise filter enable.

## 4.2 CLOCK BLOCK DIAGRAM



- HOSC: High\_Clk code option.
- Fhosc: External high-speed clock.
- Flosc: Internal low-speed RC clock (about 16KHz@3V, 32KHz@5V).
- Fosc: System clock source.
- Fcpu: Instruction cycle.



## 4.3 OSCM REGISTER

The OSCM register is an oscillator control register. It controls oscillator status, system mode.

0CAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OSCM	0	0	0	CPUM1	CPUM0	CLKMD	STPHX	0
Read/Write	-	-	-	R/W	R/W	R/W	R/W	-
After reset	-	-	-	0	0	0	0	-

Bit 1 **STPHX:** External high-speed oscillator control bit.

0 = External high-speed oscillator free run.

- 1 = External high-speed oscillator free run stop. Internal low-speed RC oscillator is still running.
- Bit 2 **CLKMD:** System high/Low clock mode control bit. 0 = Normal (dual) mode. System clock is high clock. 1 = Slow mode. System clock is internal low clock.
- Bit[4:3] **CPUM[1:0]:** CPU operating mode control bits.

00 = normal.

01 = sleep (power down) mode.

10 = green mode.

11 = reserved.

> Example: Stop high-speed oscillator

B0BSET FSTPHX ; To stop external high-speed oscillator only.

- Example: When entering the power down mode (sleep mode), both high-speed oscillator and internal low-speed oscillator will be stopped.
  - B0BSET FCPUM0 ; To stop external high-speed oscillator and internal low-speed ; oscillator called power down mode (sleep mode).




## 4.4 SYSTEM HIGH CLOCK

The system high clock is from external oscillator. The high clock type is controlled by "High\_Clk" code option.

High_Clk Code Option	Description
RC	The high clock is external RC type oscillator. XOUT pin is general purpose I/O pin.
32K	The high clock is external 32768Hz low speed oscillator.
12M	The high clock is external high speed oscillator. The typical frequency is 12MHz.
4M	The high clock is external oscillator. The typical frequency is 4MHz.

## 4.4.1 EXTERNAL HIGH CLOCK


External high clock includes three modules (Crystal/Ceramic, RC and external clock signal). The high clock oscillator module is controlled by High\_Clk code option. The start up time of crystal/ceramic and RC type oscillator is different. RC type oscillator's start-up time is very short, but the crystal's is longer. The oscillator start-up time decides reset time length.





#### 4.4.1.1 CRYSTAL/CERAMIC


Crystal/Ceramic devices are driven by XIN, XOUT pins. For high/normal/low frequency, the driving currents are different. High\_Clk code option supports different frequencies. 12M option is for high speed (ex. 12MHz). 4M option is for normal speed (ex. 4MHz). 32K option is for low speed (ex. 32768Hz).



 Note: Connect the Crystal/Ceramic and C as near as possible to the XIN/XOUT/VSS pins of micro-controller.

#### 4.4.1.2 RC

Selecting RC oscillator is by RC option of High\_Clk code option. RC type oscillator's frequency is up to 10MHz. Using "R" value is to change frequency. 50P~100P is good value for "C". XOUT pin is general purpose I/O pin.




\* Note: Connect the R and C as near as possible to the VDD pin of micro-controller.



#### 4.4.1.3 EXTERNAL CLOCK SIGNAL

Selecting external clock signal input to be system clock is by RC option of High\_Clk code option. The external clock signal is input from XIN pin. XOUT pin is general purpose I/O pin.




Note: The GND of external oscillator circuit must be as near as possible to VSS pin of micro-controller.



## 4.5 SYSTEM LOW CLOCK

The system low clock source is the internal low-speed oscillator built in the micro-controller. The low-speed oscillator uses RC type oscillator circuit. The frequency is affected by the voltage and temperature of the system. In common condition, the frequency of the RC oscillator is about 16KHz at 3V and 32KHz at 5V. The relation between the RC frequency and voltage is as the following figure.



The internal low RC supports watchdog clock source and system slow mode controlled by CLKMD.

- Flosc = Internal low RC oscillator (about 16KHz @3V, 32KHz @5V).
- Slow mode Fcpu = Flosc / 4

There are two conditions to stop internal low RC. One is power down mode, and the other is green mode of 32K mode and watchdog disable. If system is in 32K mode and watchdog disable, only 32K oscillator actives and system is under low power consumption.

#### > Example: Stop internal low-speed oscillator by power down mode.

B0BSET FCPUM0 ; To stop external high-speed oscillator and internal low-speed ; oscillator called power down mode (sleep mode).

\* Note: The internal low-speed clock can't be turned off individually. It is controlled by CPUM0, CPUM1 (32K, watchdog disable) bits of OSCM register.



### 4.5.1 SYSTEM CLOCK MEASUREMENT

Under design period, the users can measure system clock speed by software instruction cycle (Fcpu). This way is useful in RC mode.

#### > Example: Fcpu instruction cycle of external oscillator.

	<b>B0BSET</b>	P0M.0	; Set P0.0 to be output mode for outputting Fcpu toggle signal.
@@:	B0BSET B0BCLR JMP	Р0.0 Р0.0 @В	; Output Fcpu toggle signal in low-speed clock mode. ; Measure the Fcpu frequency by oscilloscope.

\* Note: Do not measure the RC frequency directly from XIN; the probe impendence will affect the RC frequency.




## **5** SYSTEM OPERATION MODE

## 5.1 OVERVIEW

The chip is featured with low power consumption by switching around four different modes as following.

- Normal mode (High-speed mode)
- Slow mode (Low-speed mode)
- Power-down mode (Sleep modé)
- Green mode



#### System Mode Switching Diagram

Operating mode of	lescription				
MODE	NORMAL	SLOW	GREEN	POWER DOWN (SLEEP)	REMARK
EHOSC	Running	By STPHX	By STPHX	Stop	
ILRC	Running	Running	Running	Stop	
CPU instruction	Executing	Executing	Stop	Stop	
T0 timer	*Active	*Active	*Active	Inactive	* Active if T0ENB=1
TC1 timer	*Active	*Active	*Active	Inactive	* Active if TC1ENB=1
Watchdog timer	By Watch_Dog Code option	By Watch_Dog Code option	By Watch_Dog Code option	By Watch_Dog Code option	Refer to code option description
Internal interrupt	All active	All active	T0, TC1	All inactive	
External interrupt	All active	All active	All active	All inactive	
Wakeup source	-	-	P0, P1, T0 Reset	P0, P1, Reset	

#### EHOSC: External high clock

ILRC: Internal low clock (16K RC oscillator at 3V, 32K at 5V)



## 5.2 SYSTEM MODE SWITCHING

#### > Example: Switch normal/slow mode to power down (sleep) mode.

BOBSET FCPUMO ; Set CPUMO = 1.

Note: During the sleep, only the wakeup pin and reset can wakeup the system back to the normal mode.

> Example: Switch normal mode to slow mode.

<b>B0BSET</b>	FCLKMD	;To set CLKMD = 1, Change the system into slow mode
B0BSET	FSTPHX	;To stop external high-speed oscillator for power saving.

> Example: Switch slow mode to normal mode (The external high-speed oscillator is still running)

	B0BCLR	FCLKMD	;To set CLKMD = 0
--	--------	--------	-------------------

#### > Example: Switch slow mode to normal mode (The external high-speed oscillator stops)

If external high clock stop and program want to switch back normal mode. It is necessary to delay at least 20ms for external clock stable.

	B0BCLR	FSTPHX	; Turn on the external high-speed oscillator.
@@:	B0MOV DECMS JMP	Z, #54 Z @B	; If VDD = 5V, internal RC=32KHz (typical) will delay ; 0.125ms X 162 = 20.25ms for external clock stable
	B0BCLR	FCLKMD	; Change the system back to the normal mode

#### > Example: Switch normal/slow mode to green mode.

B0BSET	FCPUM1	; Set CPUM1 = 1
--------	--------	-----------------

\* Note: If T0 timer wakeup function is disabled in the green mode, only the wakeup pin and reset pin can wakeup the system backs to the previous operation mode.



#### > Example: Switch normal/slow mode to Green mode and enable T0 wakeup function.

; Set T0 timer w	B0BCLR B0BCLR	FT0IEN FT0ENB	; To disable T0 interrupt service ; To disable T0 timer
	MOV B0MOV MOV	A,#20H T0M,A A,#74H	; ; To set T0 clock = Fcpu / 64
	B0MOV	TOC,A	; To set T0C initial value = 74H (To set T0 interval = 10 ms)
	B0BCLR B0BCLR B0BSET	FT0IEN FT0IRQ FT0ENB	; To disable T0 interrupt service ; To clear T0 interrupt request ; To enable T0 timer

 Note: During the green mode with T0 wake-up function, the wakeup pins, reset pin and T0 can wakeup the system back to the last mode. T0 wake-up period is controlled by program and T0ENB must be set.



## 5.3 WAKEUP

#### 5.3.1 OVERVIEW

Under power down mode (sleep mode) or green mode, program doesn't execute. The wakeup trigger can wake the system up to normal mode or slow mode. The wakeup trigger sources are external trigger (P0, P1 level change) and internal trigger (T0 timer overflow).

- Power down mode is waked up to normal mode. The wakeup trigger is only external trigger (P0, P1 level change)
- Green mode is waked up to last mode (normal mode or slow mode). The wakeup triggers are external trigger (P0, P1 level change) and internal trigger (T0 timer overflow).

#### 5.3.2 WAKEUP TIME

When the system is in power down mode (sleep mode), the high clock oscillator stops. When waked up from power down mode, MCU waits for 2048 external high-speed oscillator clocks as the wakeup time to stable the oscillator circuit. After the wakeup time, the system goes into the normal mode.

Note: Wakeup from green mode is no wakeup time because the clock doesn't stop in green mode.

The value of the wakeup time is as the following.

The Wakeup time = 1/Fosc \* 2048 (sec) + high clock start-up time

Note: The high clock start-up time is depended on the VDD and oscillator type of high clock.

Example: In power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

The wakeup time = 1/Fosc \* 2048 = 0.512 ms (Fosc = 4MHz) The total wakeup time = 0.512 ms + oscillator start-up time

### 5.3.3 P1W WAKEUP CONTROL REGISTER

Under power down mode (sleep mode) and green mode, the I/O ports with wakeup function are able to wake the system up to normal mode. The Port 0 and Port 1 have wakeup function. Port 0 wakeup function always enables, but the Port 1 is controlled by the P1W register.

0C0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Bit[7:0] **P10W~P17W:** Port 1 wakeup function control bits.

0 = Disable P1n wakeup function.


1 = Enable P1n wakeup function.



## 6 INTERRUPT

## 6.1 OVERVIEW

This MCU provides three interrupt sources, including two internal interrupt (T0/TC1) and two external interrupt (INT0, INT1). The external interrupt can wakeup the chip while the system is switched from power down mode to high-speed normal mode. Once interrupt service is executed, the GIE bit in STKP register will clear to "0" for stopping other interrupt request. On the contrast, when interrupt service exits, the GIE bit will set to "1" to accept the next interrupts' request. All of the interrupt request signals are stored in INTRQ register.



Note: The GIE bit must enable during all interrupt operation.



## 6.2 INTEN INTERRUPT ENABLE REGISTER

INTEN is the interrupt request control register including one internal interrupts, one external interrupts enable control bits. One of the register to be set "1" is to enable the interrupt request function. Once of the interrupt occur, the stack is incremented and program jump to ORG 8 to execute interrupt service routines. The program exits the interrupt service routine when the returning interrupt service routine instruction (RETI) is executed.

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	-	TC1IEN	-	TOIEN	-	-	P01IEN	P00IEN
Read/Write	-	R/W	-	R/W	-	-	R/W	R/W
After reset	-	0	-	0	-	-	0	0

- Bit 0 **P00IEN:** External P0.0 interrupt (INT0) control bit. 0 = Disable INT0 interrupt function.
  - 1 = Enable INT0 interrupt function.
- Bit 1 **P01IEN:** External P0.1 interrupt (INT1) control bit. 0 = Disable INT1 interrupt function. 1 = Enable INT1 interrupt function.
- Bit 4 **TOIEN:** T0 timer interrupt control bit. 0 = Disable T0 interrupt function. 1 = Enable T0 interrupt function.
- Bit 6 **TC1IEN:** TC1 timer interrupt control bit. 0 = Disable TC1 interrupt function. 1 = Enable TC1 interrupt function.



## 6.3 INTRQ INTERRUPT REQUEST REGISTER

INTRQ is the interrupt request flag register. The register includes all interrupt request indication flags. Each one of the interrupt requests occurs, the bit of the INTRQ register would be set "1". The INTRQ value needs to be clear by programming after detecting the flag. In the interrupt vector of program, users know the any interrupt requests occurring by the register and do the routine corresponding of the interrupt request.

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	-	TC1IRQ	-	T0IRQ	-	-	P01IRQ	P00IRQ
Read/Write	-	R/W	-	R/W	-	-	R/W	R/W
After reset	-	0	-	0	-	-	0	0

- Bit 0 **P00IRQ:** External P0.0 interrupt (INT0) request flag.
  - 0 = None INT0 interrupt request.
  - 1 = INT0 interrupt request.
- Bit 1 **P01IRQ:** External P0.1 interrupt (INT1) request flag. 0 = None INT1 interrupt request. 1 = INT1 interrupt request.
- Bit 4 **TOIRQ:** T0 timer interrupt request flag. 0 = None T0 interrupt request.
  - 1 = T0 interrupt request.
- Bit 6 **TC1IRQ:** TC1 timer interrupt request flag. 0 = None TC1 interrupt request. 1 = TC1 interrupt request.

## 6.4 GIE GLOBAL INTERRUPT OPERATION

GIE is the global interrupt control bit. All interrupts start work after the GIE = 1 It is necessary for interrupt service request. One of the interrupt requests occurs, and the program counter (PC) points to the interrupt vector (ORG 8) and the stack add 1 level.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit 7 **GIE:** Global interrupt control bit.

0 = Disable global interrupt.

1 = Enable global interrupt.

> Example: Set global interrupt control bit (GIE).

**BOBSET** 

: Enable GIE

**\*** Note: The GIE bit must enable during all interrupt operation.

FGIE



## 6.5 PUSH, POP ROUTINE

. . .

When any interrupt occurs, system will jump to ORG 8 and execute interrupt service routine. It is necessary to save ACC, PFLAG data. The chip includes "PUSH", "POP" for in/out interrupt service routine. The two instruction save and load **ACC**, **PFLAG** data into buffers and avoid main routine error after interrupt service routine finishing.

Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is an unique buffer and only one level.

> Example: Store ACC and PAFLG data by PUSH, POP instructions when interrupt service routine executed.

0 START
8 INT_SERVICE
10H

INT\_SERVICE:

START:

PUSH	; Save ACC and PFLAG to buffers.
POP	; Load ACC and PFLAG from buffers.
RETI	; Exit interrupt service vector
ENDP	



## 6.6 INTO (P0.0) INTERRUPT OPERATION

When the INT0 trigger occurs, the P00IRQ will be set to "1" no matter the P00IEN is enable or disable. If the P00IEN = 1 and the trigger event P00IRQ is also set to be "1". As the result, the system will execute the interrupt vector (ORG 8). If the P00IEN = 0 and the trigger event P00IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the P00IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

#### Note: The interrupt trigger direction of P0.0 is control by PEDGE register.

0BFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	-	-	-	P00G1	P00G0	-	-	-
Read/Write	-	-	-	R/W	R/W	-	-	-
After reset	-	-	-	1	0	-	-	-

Bit[4:3] **P00G[1:0]:** P0.0 interrupt trigger edge control bits.

- 00 = reserved.
- 01 = rising edge.
- 10 = falling edge.
- 11 = rising/falling bi-direction (Level change trigger).

#### > Example: Setup INT0 interrupt request and bi-direction edge trigger.

MOV B0MOV	A, #18H PEDGE, A	; Set INT0 interrupt trigger as bi-direction edge.
B0BSET	FP00IEN	; Enable INT0 interrupt service
B0BCLR	FP00IRQ	; Clear INT0 interrupt request flag
B0BSET	FGIE	; Enable GIE

#### > Example: INT0 interrupt service routine.

INT_SERVICE:	ORG JMP	8 INT_SERVICE	; Interrupt vector
			; Push routine to save ACC and PFLAG to buffers.
	B0BTS1 JMP	FP00IRQ EXIT_INT	; Check P00IRQ ; P00IRQ = 0, exit interrupt vector
EXIT INT:	B0BCLR 	FP00IRQ	; Reset P00IRQ ; INT0 interrupt service routine
			Den multiple to be at AOO and DELAO from huffere
			; Pop routine to load ACC and PFLAG from buffers.



n

1

## 6.7 INT1 (P0.1) INTERRUPT OPERATION

When the INT1 trigger occurs, the P01IRQ will be set to "1" no matter the P01IEN is enable or disable. If the P01IEN = 1 and the trigger event P01IRQ is also set to be "1". As the result, the system will execute the interrupt vector (ORG 8). If the P01IEN = 0 and the trigger event P01IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the P01IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

* Note: The	Note: The interrupt trigger direction of P0.1 is falling edge.						
> Example	Example: INT1 interrupt request setup.						
	B0BSET B0BCLR B0BSET	FP01IEN FP01IRQ FGIE	; Enable INT1 interrupt service ; Clear INT1 interrupt request flag ; Enable GIE				
> Example	Example: INT1 interrupt service routine.						
INT_SERVICE	ORG JMP	8 INT_SERVICE	; Interrupt vector				
-			; Push routine to save ACC and PFLAG to buffers.				
	B0BTS1 JMP	FP01IRQ EXIT_INT	; Check P01IRQ ; P01IRQ = 0, exit interrupt vector				
	B0BCLR	FP01IRQ	; Reset P01IRQ ; INT1 interrupt service routine				
EXIT_INT:			; Pop routine to load ACC and PFLAG from buffers.				
	RETI		; Exit interrupt vector				



## 6.8 TO INTERRUPT OPERATION

When the TOC counter occurs overflow, the TOIRQ will be set to "1" however the TOIEN is enable or disable. If the TOIEN = 1, the trigger event will make the TOIRQ to be "1" and the system enter interrupt vector. If the TOIEN = 0, the trigger event will make the TOIRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

#### > Example: T0 interrupt request setup.

B0BCLR	FT0IEN	; Disable T0 interrupt service
B0BCLR	FT0ENB	; Disable T0 timer
MOV	A, #20H	;
B0MOV	T0M, A	; Set T0 clock = Fcpu / 64
MOV	A, #74H	; Set T0C initial value = 74H
B0MOV	T0C, A	; Set T0 interval = 10 ms
B0BSET	FT0IEN	; Enable T0 interrupt service
B0BCLR	FT0IRQ	; Clear T0 interrupt request flag
B0BSET	FT0ENB	; Enable T0 timer
<b>B0BSET</b>	FGIE	; Enable GIE

#### > Example: T0 interrupt service routine.

INT_SERVICE:	ORG JMP	8 INT_SERVICE	; Interrupt vector
			; Push routine to save ACC and PFLAG to buffers.
	B0BTS1 JMP	FT0IRQ EXIT_INT	; Check T0IRQ ; T0IRQ = 0, exit interrupt vector
	B0BCLR MOV B0MOV	FT0IRQ A, #74H T0C, A	; Reset T0IRQ ; Reset T0C.
EXIT_INT:		100, A	; T0 interrupt service routine
			; Pop routine to load ACC and PFLAG from buffers.
	RETI		; Exit interrupt vector



## 6.9 TC1 INTERRUPT OPERATION

When the TC1C counter overflows, the TC1IRQ will be set to "1" no matter the TC1IEN is enable or disable. If the TC1IEN and the trigger event TC1IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the TC1IEN = 0, the trigger event TC1IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the TC1IEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

#### > Example: TC1 interrupt request setup.

B0BCLR	FTC1IEN	; Disable TC1 interrupt service
B0BCLR	FTC1ENB	; Disable TC1 timer
MOV	A, #20H	;
B0MOV	TC1M, A	; Set TC1 clock = Fcpu / 64
MOV	A, #74H	; Set TC1C initial value = 74H
B0MOV	TC1C, A	; Set TC1 interval = 10 ms
B0BSET	FTC1IEN	; Enable TC1 interrupt service
B0BCLR	FTC1IRQ	; Clear TC1 interrupt request flag
B0BSET	FTC1ENB	; Enable TC1 timer
BOBSET	FGIE	; Enable GIE

#### > Example: TC1 interrupt service routine.

INT_SERVICE:	ORG JMP	8 INT_SERVICE	; Interrupt vector
			; Push routine to save ACC and PFLAG to buffers.
	B0BTS1 JMP	FTC1IRQ EXIT_INT	; Check TC1IRQ ; TC1IRQ = 0, exit interrupt vector
	B0BCLR MOV	FTC1IRQ A, #74H	; Reset TC1IRQ
	B0MOV	TC1C, A	; Reset TC1C. ; TC1 interrupt service routine
EXIT_INT:			; Pop routine to load ACC and PFLAG from buffers.
			, FOP fourine to load ACC and FFEAG from bullers.
	RETI		; Exit interrupt vector



## **6.10 MULTI-INTERRUPT OPERATION**

Under certain condition, the software designer uses more than one interrupt requests. Processing multi-interrupt request requires setting the priority of the interrupt requests. The IRQ flags of interrupts are controlled by the interrupt event. Nevertheless, the IRQ flag "1" doesn't mean the system will execute the interrupt vector. In addition, which means the IRQ flags can be set "1" by the events without enable the interrupt. Once the event occurs, the IRQ will be logic "1". The IRQ and its trigger event relationship is as the below table.

Interrupt Name	Trigger Event Description
P00IRQ	P0.0 trigger controlled by PEDGE.
P01IRQ	P0.1 falling edge trigger.
T0IRQ	T0C overflow.
TC1IRQ	TC1C overflow.

For multi-interrupt conditions, two things need to be taking care of. One is to set the priority for these interrupt requests. Two is using IEN and IRQ flags to decide which interrupt to be executed. Users have to check interrupt control bit and interrupt request flag in interrupt routine.

#### > Example: Check the interrupt request under multi-interrupt operation

INT_SERVICE:	ORG JMP	8 INT_SERVICE	; Interrupt vector
			; Push routine to save ACC and PFLAG to buffers.
INTPOOCHK: INTPO1CHK:	<b>B0BTS1</b> JMP B0BTS0 JMP	FP00IEN INTP01CHK FP00IRQ INTP00	; Check INT0 interrupt request ; Check P00IEN ; Jump check to next interrupt ; Check P00IRQ ; Jump to INT0 interrupt service routine ; Check INT0 interrupt request
	BOBTS1 JMP BOBTS0 JMP	FP01IEN INTT0CHK FP01IRQ INTP01	; Check P01IEN ; Jump check to next interrupt ; Check P01IRQ ; Jump to INT1 interrupt service routine
INTTOCHK:	<b>B0BTS1</b> JMP B0BTS0 JMP	<b>FT0IEN</b> INTTC1CHK FT0IRQ INTT0	; Check T0 interrupt request ; Check T0IEN ; Jump check to next interrupt ; Check T0IRQ ; Jump to T0 interrupt service routine ; Check TC1 interrupt request
INT_EXIT:	<b>B0BTS1</b> JMP B0BTS0 JMP	FTC1IEN INT_EXIT FTC1IRQ INTTC1	; Check TC1IEN ; Jump to exit of IRQ ; Check TC1IRQ ; Jump to TC1 interrupt service routine
			; Pop routine to load ACC and PFLAG from buffers.
	RETI		; Exit interrupt vector



## **7 I/O PORT** 7.1 **I/O PORT MODE**

The port direction is programmed by PnM register. All I/O ports can select input or output direction.

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	-	-	-	P01M	P00M
-	-	-	-	-	-	R/W	R/W
-	-	-	-	-	-	0	0
	-			 	 		P01M 

0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	P17M	P16M	P15M	P14M	P13M	P12M	P12M	P10M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0C2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2M	P27M	P26M	P25M	P24M	P23M	P22M	P22M	P20M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	-	-	-	P54M	P53M	P52M	P51M	P50M
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

Bit[7:0] **PnM[7:0]:** Pn mode control bits. (n = 0~5).

0 = Pn is input mode.

1 = Pn is output mode.

#### \* Note:

- 1. Users can program them by bit control instructions (B0BSET, B0BCLR).
- 2. P0.2 is input only pin, and the P0M.2 keeps "1".

#### Example: I/O mode selecting

CLR CLR CLR CLR	P0M P2M P1M P5M	; Set all ports to be input mode.
MOV B0MOV B0MOV B0MOV B0MOV	A, #0FFH P0M, A P1M, A P2M, A P5M, A	; Set all ports to be output mode.
B0BCLR	P1M.2	; Set P1.2 to be input mode.
BOBSET	P1M.2	; Set P1.2 to be output mode.



## 7.2 I/O PULL UP REGISTER

0E0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
POUR	-	-	-	-	-	-	P01R	P00R
Read/Write	-	-	-	-	-	-	W	W
After reset	-	-	-	-	-	-	0	0
0E1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1UR	P17R	P16R	P15R	P14R	P13R	P12R	P11R	P10R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0
								•
0E2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2UR	P27R	P26R	P25R	P24R	P23R	P22R	P21R	P20R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0
0E5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5UR	-	-	-	P54R	P53R	P52R	P51R	P50R
Read/Write	-	-	-	W	W	W	W	W
After reset	-	-	-	0	0	0	0	0
<b>.</b>		·	-		-	·	-	

;

\* Note: P0.2 is input only pin and without pull-up resister. The P0UR.2 keeps "1".

#### > Example: I/O Pull up Register


MOV	A, #0FFH
B0MOV	P0UR, A
B0MOV	P1UR, A
B0MOV	P2UR, A
B0MOV	P5UR, A

; Enable Port0, 1, 2, 5 Pull-up register,



## 7.3 I/O OPEN-DRAIN REGISTER

P1.0, P1.1 are built-in open-drain function. P1.0, P1.1 must be set as output mode when enable open-drain function. Open-drain external circuit is as following.



The pull-up resistor is necessary. Open-drain output high is driven by pull-up resistor. Output low is sunken by MCU's pin.

0E9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P10C	-	-	-	-	-	-	P110C	P100C
Read/Write	-	-	-	-	-	-	W	W
After reset	-	_	-	-	-	-	0	0

#### Bit 0 **P100C:** P10 open-drain control bit

0 = Disable open-drain mode

1 = Enable open-drain mode

- Bit 1 P110C: P11 open-drain control bit
  - 0 = Disable open-drain mode
  - 1 = Enable open-drain mode

#### > Example: Enable P1.0 to open-drain mode and output high.

BOBSET	P1.0	; Set P1.0 buffer high.
B0BSET MOV B0MOV	P10M A, #01H P1OC, A	; Enable P1.0 output mode. ; Enable P1.0 open-drain function.

Note: P1OC is write only register. Setting P10OC must be used "MOV" instructions.

> Example: Disable P1.0 to open-drain mode and output low.

MOV	A, #0	; Disable P1.0 open-drain function.
B0MOV	P1OC, A	

\* Note: After disable P1.0 open-drain function, P1.0 mode returns to last I/O mode.



## 7.4 I/O PORT DATA REGISTER

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	-	-	-	-	P02	P01	P00
Read/Write	-	-	-	-	-	R	R/W	R/W
After reset	-	-	-	-	-	0	0	0
0D1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P17	P16	P15	P14	P13	P12	P11	P10
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
0D2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	P27	P26	P25	P24	P23	P22	P21	P20
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0
0D5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5	-	-	-	P54	P53	P52	P51	P50
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0
			_					

\* Note: The P02 keeps "1" when external reset enable by code option.

#### > Example: Read data from input port.

 $\triangleright$ 

B0MOV	A, P0
B0MOV	A, P1
B0MOV	A, P2
B0MOV	A, P5

; Read data from Port 0

; Read data from Port 1 ; Read data from Port 2

; Read data from Port 5

; Write data FFH to all Port.

## Example: Write data to output port.

vrite data to	output port.
MOV	A, #0FFH
B0MOV	P0, A
B0MOV	P1, A
B0MOV	P2, A
B0MOV	P5, A

#### > Example: Write one bit data to output port.

	a to output porti	
B0BSET B0BSET	P1.3 P5.5	; Set P1.3 and P5.5 to be "1".
B0BCLR B0BCLR	P1.3 P5.5	; Set P1.3 and P5.5 to be "0".





## 8.1 WATCHDOG TIMER

The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program goes into the unknown status by noise interference, WDT overflow signal raises and resets MCU. Watchdog clock controlled by code option and the clock source is internal low-speed oscillator (16KHz @3V, 32KHz @5V).

Watchdog overflow time = 8192 / Internal Low-Speed oscillator (sec).

VDD	Internal Low RC Freq.	Watchdog Overflow Time
3V	16KHz	512ms
5V	32KHz	256ms

\* Note:

- 1. If watchdog is "Always\_On" mode, it keeps running event under power down mode or green mode.
- 2. For S8KD ICE simulation, clear watchdog timer using "@RST\_WDT" macro is necessary. Or the S8KD watchdog would be error.

Watchdog clear is controlled by WDTR register. Moving **0x5A** data into WDTR is to reset watchdog timer.

0CCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTR	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main:

MOV B0MOV	A, #5AH WDTR, A	; Clear the watchdog timer.
CALL CALL CALL	SUB1 SUB2	
 JMP	MAIN	



#### > Example: Clear watchdog timer by @RST\_WDT macro.

#### Main:

@	RST_WDT		; Clear the watchdog timer.
CA		SUB1 SUB2	
 JN	IP	MAIN	

Watchdog timer application note is as following.

- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.
- Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main: Err:	  JMP \$		; Check I/O. ; Check RAM ; I/O or RAM error. Program jump here and don't ; clear watchdog. Wait watchdog timer overflow to reset IC.
Correct:	BOBSET	FWDRST	; I/O and RAM are correct. Clear watchdog timer and ; execute program. ; Only one clearing watchdog timer of whole program.
	 CALL CALL   JMP	SUB1 SUB2 MAIN	




# 8.2 TIMER 0 (T0)

# 8.2.1 OVERVIEW

The T0 is an 8-bit binary up timer and event counter. If T0 timer occurs an overflow (from FFH to 00H), it will continue counting and issue a time-out signal to trigger T0 interrupt to request interrupt service.

The main purposes of the T0 timer is as following.

- 8-bit programmable up counting timer: Generates interrupts at specific time intervals based on the selected clock frequency.
- Green mode wakeup function: T0 can be green mode wake-up time as T0ENB = 1. System will be wake-up by T0 time out.



# 8.2.2 TOM MODE REGISTER

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ТОМ	<b>T0ENB</b>	T0rate2	T0rate1	T0rate0	-	-	-	-
Read/Write	R/W	R/W	R/W	R/W	-	-	-	-
After reset	0	0	0	0	-	-	-	-

- Bit [6:4] **TORATE[2:0]:** T0 internal clock select bits.
  - 000 = fcpu/256.
  - 001 = fcpu/128.
  - ... 110 = fcpu/4.
  - 111 = fcpu/2.
- Bit 7 **TOENB:** TO counter control bit.
  - 0 = Disable T0 timer.
    - 1 = Enable T0 timer.



# 8.2.3 TOC COUNTING REGISTER

T0C is an 8-bit counter register for T0 interval time control.

0D9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T0C	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of TOC initial value is as following.

T0C initial value = 256 - (T0 interrupt interval time \* input clock)

Example: To set 10ms interval time for T0 interrupt. High clock is external 4MHz. Fcpu=Fosc/4. Select T0RATE=010 (Fcpu/64).

TOC initial value = 256 - (T0 interrupt interval time \* input clock)= 256 - (10 ms \* 4MHz / 4 / 64)=  $256 - (10^{-2} * 4 * 10^{6} / 4 / 64)$ = 100= 64H

#### The basic timer table interval time of T0.

TORATE	TOCLOCK	High speed mode	(Fcpu = 4MHz / 4)	Low speed mode (Fcpu = 32768Hz / 4)		
TURALE	TUCLOCK	Max overflow interval	One step = max/256	Max overflow interval	One step = max/256	
000	Fcpu/256	65.536 ms	256 us	8000 ms	31250 us	
001	Fcpu/128	32.768 ms	128 us	4000 ms	15625 us	
010	Fcpu/64	16.384 ms	64 us	2000 ms	7812.5 us	
011	Fcpu/32	8.192 ms	32 us	1000 ms	3906.25 us	
100	Fcpu/16	4.096 ms	16 us	500 ms	1953.125 us	
101	Fcpu/8	2.048 ms	8 us	250 ms	976.563 us	
110	Fcpu/4	1.024 ms	4 us	125 ms	488.281 us	
111	Fcpu/2	0.512 ms	2 us	62.5 ms	244.141 us	

Note: T0C doesn't support read and modify write instructions as "B0ADD M,A . INCMS...".



P

đ

đ

đ

# 8.2.4 T0 TIMER OPERATION SEQUENCE

T0 timer operation sequence of setup T0 timer is as following.

Stop T0 timer counting, disable T0 interrupt function and clear T0 interrupt request flag.

	B0BCLR B0BCLR B0BCLR	FT0ENB FT0IEN FT0IRQ	; T0 timer. ; T0 interrupt function is disabled. ; T0 interrupt request flag is cleared.
7	Set T0 timer rate.		
	MOV	A, #0xxx0000b	;The T0 rate control bits exist in bit4~bit6 of T0M. The
	B0MOV	T0M,A	; value is from x000xxxxb~x111xxxxb. ; T0 timer is disabled.
<u>j</u>	Set T0 interrupt interva	l time.	
	MOV B0MOV	A,#7FH T0C,A	; Set T0C value.
7	Set T0 timer function m	ode.	
	BOBSET	<b>FT0IEN</b>	; Enable T0 interrupt function.
<u>7</u>	Enable T0 timer.		
	BOBSET	FT0ENB	; Enable T0 timer.



## 8.2.5 T0 TIMER NOTICE

When T0C.7 is from "1" to "0", T0IRQ is set "1" whether T0 is operating or not. If T0IRQ = 0 and T0C is changed by program, T0IRQ might be set as T0C.7 is from "1" to "0". The condition makes unexpected T0 interrupt occurring.

#### Example: T0C = 0x80 (T0C.7 = 1) and T0IRQ = 0. T0IRQ will set as "1" when T0C is cleared by program (T0C.7 = 0).

MOV	A, #0	; Clear T0C and T0C.7 is from "1" to "0".
B0MOV	T0C, A	; T0IRQ changed from "0" to "1".
B0BSET	<b>FT0IEN</b>	; Enable T0 interrupt function and system jumps to interrupt ; vector (ORG 8) at next cycle.

If T0C changing in system operating duration is necessary, to disable T0 interrupt function (T0IEN = 0) before changing T0C value. The solution can avoid unexpected T0 interrupt occurring and example is as following.

#### **Example:** TOC = 0x80 and TOIRQ = 0. TOIRQ will change to "1" when TOC is cleared by program.

B0BCLR	FT0IEN	; Disable T0 interrupt function.
MOV B0MOV	A, #0 T0C, A	; Clear T0C and T0C.7 is from "1" to "0". ; T0IRQ changed from "0" to "1".
<b>B0BCLR</b>	FT0IRQ	; Clear T0IRQ flag.
B0BSET	FT0IEN	; Enable T0 interrupt function.

- \* Note: Disable T0 interrupt function first, and load new T0C value into T0C buffer. This way can avoid unexpected T0 interrupt occurring.
- ▶ Note: T0C doesn't support read and modify write instructions as "B0ADD M,A . INCMS...".




# 8.3 TIMER/COUNTER 1 (TC1)

# 8.3.1 OVERVIEW

The TC1 is an 8-bit binary up counting timer. TC1 has two clock sources including internal clock and external clock for counting a precision time. The internal clock source is from Fcpu. The external clock is INT1 from P0.1 pin (Falling edge trigger). Using TC1M register selects TC1C's clock source from internal or external. If TC1 timer occurs an overflow, it will continue counting and issue a time-out signal to trigger TC1 interrupt to request interrupt service. TC1 overflow time is 0xFF to 0X00 normally. Under PWM mode, TC1 overflow is still 256 counts.

The main purposes of the TC1 timer is as following.

- 8-bit programmable up counting timer: Generates interrupts at specific time intervals based on the selected clock frequency.
- External event counter: Counts system "events" based on falling edge detection of external clock signals at the INT1 input pin.
- Buzzer output
- PWM output





# 8.3.2 TC1M MODE REGISTER

0DCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1M	TC1ENB	TC1rate2	TC1rate1	TC1rate0	TC1CKS	ALOAD1	TC10UT	PWM10UT
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
After reset	0	0	0	0	0	0	0	0

- Bit 0 **PWM10UT:** PWM output control bit. 0 = Disable PWM output. 1 = Enable PWM output. PWM duty controlled by TC10UT, ALOAD1 bits.
- Bit 1 **TC1OUT:** TC1 time out toggle signal output control bit. **Only valid when PWM1OUT = 0.** 0 = Disable, P5.3 is I/O function. 1 = Enable, P5.3 is output TC1OUT signal.
- Bit 2 ALOAD1: Auto-reload control bit. Only valid when PWM1OUT = 0. 0 = Disable TC1 auto-reload function. 1 = Enable TC1 auto-reload function.
- Bit 3 **TC1CKS:** TC1 clock source select bit. 0 = Internal clock (Fcpu). 1 = External clock from P0.1/INT1 pin.
- Bit [6:4] **TC1RATE[2:0]:** TC1 internal clock select bits. 000 = fcpu/256. 001 = fcpu/128.
  - 110 = fcpu/4.
  - 111 = fcpu/2.
- Bit 7 **TC1ENB:** TC1 counter control bit. 0 = Disable TC1 timer. 1 = Enable TC1 timer.

★ Note: When TC1CKS=1, TC1 became an external event counter and TC1RATE is useless. No more P0.1 interrupt request will be raised. (P0.1IRQ will be always 0).



# 8.3.3 TC1C COUNTING REGISTER

TC1C is an 8-bit counter register for TC1 interval time control.

0DDH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1C	TC1C7	TC1C6	TC1C5	TC1C4	TC1C3	TC1C2	TC1C1	TC1C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of TC1C initial value is as following.

TC1C initial value = 256 - (TC1 interrupt interval time \* input clock)

Example: To set 10ms interval time for TC1 interrupt. TC1 clock source is Fcpu (TC1KS=0). High clock is external 4MHz. Fcpu=Fosc/4. Select TC1RATE=010 (Fcpu/64).

TC1C initial value = 256 - (TC1 interrupt interval time \* input clock) = 256 - (10ms \* 4MHz/4/64) = 256 - (10<sup>-2</sup> \* 4 \* 10<sup>6</sup>/4/64) = 100 = 64H

#### The basic timer table interval time of TC1.

	TC1CLOCK	High speed mode	(Fcpu = 4MHz / 4)	Low speed mode (Fcpu = 32768Hz / 4)		
TORICAL	TOTOLOOK	Max overflow interval	One step = max/256	Max overflow interval	One step = max/256	
000	Fcpu/256	65.536 ms	256 us	8000 ms	31250 us	
001	Fcpu/128	32.768 ms	128 us	4000 ms	15625 us	
010	Fcpu/64	16.384 ms	64 us	2000 ms	7812.5 us	
011	Fcpu/32	8.192 ms	32 us	1000 ms	3906.25 us	
100	Fcpu/16	4.096 ms	16 us	500 ms	1953.125 us	
101	Fcpu/8	2.048 ms	8 us	250 ms	976.563 us	
110	Fcpu/4	1.024 ms	4 us	125 ms	488.281 us	
111	Fcpu/2	0.512 ms	2 us	62.5 ms	244.141 us	



# 8.3.4 TC1R AUTO-LOAD REGISTER

TC1 timer is with auto-load function controlled by ALOAD1 bit of TC1M. When TC1C overflow occurring, TC1R value will load to TC1C by system. It is easy to generate an accurate time, and users don't reset TC1C during interrupt service routine.

0DEH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC1R	TC1R7	TC1R6	TC1R5	TC1R4	TC1R3	TC1R2	TC1R1	TC1R0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The equation of TC1R initial value is as following.

#### TC1R initial value = N - (TC1 interrupt interval time \* input clock)

N is TC1 overflow boundary number. TC1 timer overflow time has five types (TC1 timer, TC1 event counter, TC1 Fcpu clock source, PWM mode and no PWM mode). These parameters decide TC1 overflow time and valid value as follow table.

TC1CKS	PWM1	ALOAD1	TC10UT	Ν	TC1R valid value	TC1R value binary type
	0	Х	Х	256	0x00~0xFF	00000000b~1111111b
	1	0	0	256	0x00~0xFF	00000000b~1111111b
0	1	0	1	64	0x00~0x3F	xx000000b~xx111111b
	1	1	0	32	0x00~0x1F	xxx00000b~xxx11111b
	1	1	1	16	0x00~0x0F	xxxx0000b~xxxx1111b
1	-	-	-	256	0x00~0xFF	0000000b~1111111b


Example: To set 10ms interval time for TC1 interrupt. TC1 clock source is Fcpu (TC1KS=0) and no PWM output (PWM1=0). High clock is external 4MHz. Fcpu=Fosc/4. Select TC1RATE=010 (Fcpu/64).

TC1R initial value = N - (TC1 interrupt interval time \* input clock) = 256 - (10ms \* 4MHz / 4 / 64) = 256 - (10<sup>-2</sup> \* 4 \* 10<sup>6</sup> / 4 / 64) = 100 = 64H



# 8.3.5 TC1 CLOCK FREQUENCY OUTPUT (BUZZER)

Buzzer output (TC1OUT) is from TC1 timer/counter frequency output function. By setting the TC1 clock frequency, the clock signal is output to P5.3 and the P5.3 general purpose I/O function is auto-disable. The TC1OUT frequency is divided by 2 from TC1 interval time. TC1OUT frequency is 1/2 TC1 frequency. The TC1 clock has many combinations and easily to make difference frequency. The TC1OUT frequency waveform is as following.



Example: Setup TC10UT output from TC1 to TC10UT (P5.3). The external high-speed clock is 4MHz. The TC10UT frequency is 0.5KHz. Because the TC10UT signal is divided by 2, set the TC1 clock to 1KHz. The TC1 clock source is from external oscillator clock. TC1 rate is Fcpu/4. The TC1RATE2~TC1RATE1 = 110. TC1C = TC1R = 131.

MOV B0MOV	A,#01100000B TC1M,A	; Set the TC1 rate to Fcpu/4
MOV B0MOV B0MOV	A,#131 TC1C,A TC1R,A	; Set the auto-reload reference value
B0BSET B0BSET B0BSET	FTC1OUT FALOAD1 FTC1ENB	; Enable TC1 output to P5.3 and disable P5.3 I/O function ; Enable TC1 auto-reload function ; Enable TC1 timer

Note: Buzzer output is enable, and "PWM1OUT" must be "0".



### 8.3.6 TC1 TIMER OPERATION SEQUENCE

TC1 timer operation includes timer interrupt, event counter, TC1OUT and PWM. The sequence of setup TC1 timer is as following.

¢ 5	stop TC1 timer counting,	disable TC1 interrupt	function and clear TC1 interrupt request flag.						
	B0BCLR B0BCLR B0BCLR	FTC1ENB FTC1IEN FTC1IRQ	; TC1 timer, TC1OUT and PWM stop. ; TC1 interrupt function is disabled. ; TC1 interrupt request flag is cleared.						
¢ 5	Set TC1 timer rate. (Besides event counter mode.)								
	MOV	A, #0xxx0000b	;The TC1 rate control bits exist in bit4~bit6 of TC1M. The ; value is from x000xxxxb~x111xxxxb.						
	B0MOV	TC1M,A	; TC1 timer is disabled.						
¢ 5	Set TC1 timer clock sourc	e.							
; Seleo or	ct TC1 internal / external cl B0BCLR	ock source. FTC1CKS	; Select TC1 internal clock source.						
01	BOBSET	FTC1CKS	; Select TC1 external clock source.						
¢ S	et TC1 timer auto-load m	node.							
or	B0BCLR	FALOAD1	; Enable TC1 auto reload function.						
01	BOBSET	FALOAD1	; Disable TC1 auto reload function.						
¢ 5	Set TC1 interrupt interval	time, TC1OUT (Buzze	er) frequency or PWM duty cycle.						
; Set 7	C1 interrupt interval time, MOV	TC1OUT (Buzzer) freq A,#7FH	<i>uency or PWM duty.</i> ; TC1C and TC1R value is decided by TC1 mode.						
	B0MOV B0MOV	TC1C,A TC1R,A	; Set TC1C value. ; Set TC1R value under auto reload mode or PWM mode.						
	VM mode, set PWM cycle. B0BCLR B0BCLR	FALOAD1 FTC1OUT	; ALOAD1, TC1OUT = 00, PWM cycle boundary is 0~255.						
or	B0BCLR B0BSET	FALOAD1 FTC1OUT	; ALOAD1, TC1OUT = 01, PWM cycle boundary is 0~63.						
or	B0BSET B0BCLR	FALOAD1 FTC1OUT	; ALOAD1, TC1OUT = 10, PWM cycle boundary is 0~31.						
or	B0BSET B0BSET	FALOAD1 FTC1OUT	; ALOAD1, TC1OUT = 11, PWM cycle boundary is 0~15.						



Set TC1 timer function mode.

<b>.</b> "	BOBSET	FTC1IEN	; Enable TC1 interrupt function.				
or	BOBSET	FTC1OUT	; Enable TC1OUT (Buzzer) function.				
or	BOBSET	FPWM10UT	; Enable PWM function.				
Ē	Enable TC1 timer.						
	BOBSET	FTC1ENB	; Enable TC1 timer.				

### 8.3.7 TC1 TIMER NOTICE

When TC1C value changes from "0xFF" to not "0xFF", TC1IRQ is set "1" whether TC1 is operating or not. If TC1IRQ = 0 and TC1C is changed by program, TC1IRQ might be set as TC1C is from "0xFF" to not "0xFF". The condition makes unexpected TC1 interrupt occurring.

# Example: TC1C = 0xFF and TC1IRQ = 0. TC1IRQ will set as "1" when TC1C is cleared by program (TC1C = 0).

MOV	A, #0	; Clear TC1C.
B0MOV	TC1C, A	; TC1IRQ changed from "0" to "1".
B0BSET	FTC1IEN	; Enable TC1 interrupt function and system jumps to interrupt ; vector (ORG 8) at next cycle.

If TC1C changing in system operating duration is necessary, to disable TC1 interrupt function (TC1IEN = 0) before changing TC1C value. The solution can avoid unexpected TC1 interrupt occurring and example is as following.

#### **Example:** TC1C = 0xFF and TC1IRQ = 0. Clearing TC1C must be after TC1 interrupt disable.

B0BCLR	FTC1IEN	; Disable TC1 interrupt function.
MOV B0MOV	A, #0 TC1C, A	; Clear TC1C. ; TC1IRQ changed from "0" to "1".
<b>B0BCLR</b>	FTC1IRQ	; Clear TC1IRQ flag.
B0BSET	FTC1IEN	; Enable TC1 interrupt function.

 Note: Disable TC1 interrupt function first, and load new TC1C value into TC1C buffer. This way can avoid unexpected TC1 interrupt occurring.




# 8.4 PWM1 MODE

# 8.4.1 OVERVIEW

PWM function is generated by TC1 timer counter and output the PWM signal to PWM1OUT pin (P5.3). The 8-bit counter counts modulus 256, 64, 32, 16 controlled by ALOAD1, TC1OUT bits. The value of the 8-bit counter (TC1C) is compared to the contents of the reference register (TC1R). When the reference register value (TC1R) is equal to the counter value (TC1C), the PWM output goes low. When the counter reaches zero, the PWM output is forced high. The low-to-high ratio (duty) of the PWM1 output is TC1R/256, 64, 32, 16.

ALOAD1	TC10UT	PWM duty range	TC1C valid value	TC1R valid bits value	MAX. PWM Frequency (Fcpu = 4MHz)	Remark
0	0	0/256~255/256	0x00~0xFF	0x00~0xFF	7.8125K	Overflow per 256 count
0	1	0/64~63/64	0x00~0x3F	0x00~0x3F	31.25K	Overflow per 64 count
1	0	0/32~31/32	0x00~0x1F	0x00~0x1F	62.5K	Overflow per 32 count
1	1	0/16~15/16	0x00~0x0F	0x00~0x0F	125K	Overflow per 16 count


The Output duty of PWM is with different TC1R. Duty range is from 0/256~255/256.





# 8.4.2 TC1IRQ AND PWM DUTY

In PWM mode, the frequency of TC1IRQ is depended on PWM duty range. From following diagram, the TC1IRQ frequency is related with PWM duty.





### 8.4.3 PWM PROGRAM EXAMPLE

Example: Setup PWM1 output from TC1 to PWM1OUT (P5.3). The external high-speed oscillator clock is 4MHz. Fcpu = Fosc/4. The duty of PWM is 30/256. The PWM frequency is about 1KHz. The PWM clock source is from external oscillator clock. TC1 rate is Fcpu/4. The TC1RATE2~TC1RATE1 = 110. TC1C = TC1R = 30.

MOV B0MOV	A,#01100000B TC1M,A	; Set the TC1 rate to Fcpu/4
MOV B0MOV B0MOV	A,#30 TC1C,A TC1R,A	; Set the PWM duty to 30/256
B0BCLR B0BCLR B0BSET	FTC1OUT FALOAD1 FPWM1OUT	; Set duty range as 0/256~255/256. ; Enable PWM1 output to P5.3 and disable P5.3 I/O function
BOBSET	FTC1ENB	; Enable TC1 timer

Note: The TC1R is write-only register. Don't process them using INCMS, DECMS instructions.

#### > Example: Modify TC1R registers' value.


MOV B0MOV	A, #30H TC1R, A	; Input a number using B0MOV instruction.
INCMS NOP	BUF0	; Get the new TC1R value from the BUF0 buffer defined by ; programming.
B0MOV B0MOV	A, BUF0 TC1R, A	

Note: The PWM can work with interrupt request.




### 8.4.4 PWM1 DUTY CHANGING NOTICE

In PWM mode, the system will compare TC1C and TC1R all the time. When TC1C<TC1R, the PWM will output logic "High", when  $TC1C \ge TC1R$ , the PWM will output logic "Low". If TC1C is changed in certain period, the PWM duty will change immediately. If TC1R is fixed all the time, the PWM waveform is also the same.




Above diagram is shown the waveform with fixed TC1R. In every TC1C overflow PWM output "High, when TC1C  $\geq$  TC1R PWM output "Low".





#### If TC1R is changing in the program processing, the PWM waveform will became as following diagram.



In period 2 and period 4, new Duty (TC1R) is set, but the PWM output waveform of period 2 and period 4 are wrong. In period 2, the new TC1R value is greater than old TC1R value. If setting new TC1R is after PWM output "low", system is getting TC1C < TC1R result and making PWM output "high". There are two high level periods in the cycle, and the waveform is unexpected. Until next cycle, PWM outputs correct duty. In period 4, the new TC1R value is smaller than the old TC1R value. If setting new TC1R is before PWM output "low", system is getting TC1C  $\geq$  TC1R result and making PWM output source than last cycle and longer than correct cycle. It is an unexpected PWM output.

Though the wrong waveforms only exist in one cycle, it is still a problem for precise PWM application and might make outside loading operations error. The solution is to load new TC1R after TC1 timer overflow. Using TC1IRQ status to determine TC1 timer is overflow or not. When TC1IRQ becomes "1", to set the new TC1R value into TC1R buffer, and the unexpected PWM output is resolved.

#### > Example: Using TC1 interrupt function to set new TC1R value for changing PWM duty.

MAIN:			
	 B0MOV 	TC1RBUF, A	; Load new PWM duty setting value into TC1RBUF.
INT_SER:	  B0BTS1	FTC1IRQ	; Push routine to save ACC and PFLAG to buffers.
	JMP B0MOV B0MOV	INT_SER90 A, TC1RBUF TC1R, A	; When TC1 Interrupt occurs, update TC1R.
INT_SER90:	 RETI		; Pop routine to load ACC and PFLAG from buffers.



# 9 **INSTRUCTION TABLE**

Field	Mnemo	nic	Description	С	DC	Ζ	Cycle
	MOV	A,M	$A \leftarrow M$	-	-		1
М	MOV	M,A	$M \leftarrow A$	-	-	-	1
0	B0MOV	A,M	$A \leftarrow M$ (bank 0)	-	-		1
V	B0MOV	M,A	M (bank 0) $\leftarrow$ A	-	-	-	1
Е	MOV	A,I	$A \leftarrow I$		-	-	1
	B0MOV	M,I	$M \leftarrow I$ , "M" only supports 0x80~0x87 registers (e.g. PFLAG,R,Y,Z)	-	-	-	1
	XCH	A,M	$A \leftarrow \rightarrow M$	-	-	-	1+N
	B0XCH	A,M	$A \leftarrow \rightarrow M$ (bank 0)	-	-	-	1+N
	MOVC	,	$R, A \leftarrow ROM [Y,Z]$	-	-	-	2
	ADC	A,M	$A \leftarrow A + M + C$ , if occur carry, then C=1, else C=0				1
А	ADC	M,A	$M \leftarrow A + M + C$ , if occur carry, then C=1, else C=0	V	V	V	1+N
R	ADD	A,M	$A \leftarrow A + M$ , if occur carry, then C=1, else C=0	V	V	V	1
	ADD	M,A	$M \leftarrow A + M$ , if occur carry, then C=1, else C=0	v	V	V	1+N
Ť	BOADD	M,A	M (= A + M, H  occur carry, then C=1, else C=0 M (bank 0) $\leftarrow$ M (bank 0) + A, if occur carry, then C=1, else C=0	N N	V	V	1+N
н	ADD	A,I	$A \leftarrow A + I$ , if occur carry, then C=1, else C=0	N N	V	V	1
M	SBC	A,M	$A \leftarrow A - M - /C$ , if occur borrow, then C=0, else C=1	v √	V	V	1
E	SBC	M,A	$M \leftarrow A - M - /C$ , if occur borrow, then C=0, else C=1	v √	V	V	1+N
Т	SUB	A,M	$A \leftarrow A - M$ , if occur borrow, then C=0, else C=1	v √	v √	V	1
	SUB	M,A	$M \leftarrow A - M$ , if occur borrow, then C=0, else C=1	v √	v √	V	1+N
Ċ	SUB	A,I	$A \leftarrow A - I$ , if occur borrow, then C=0, else C=1	v √	√ √	V	1
<u> </u>	AND	A,M		• -	-	V	1
	AND	M,A	$A \leftarrow A \text{ and } M$ $M \leftarrow A \text{ and } M$				1+N
L				-	-		
0	AND OR	A,I		-	-		1
G		A,M	$A \leftarrow A \text{ or } M$	-	-		1 1+N
	OR	M,A	$M \leftarrow A \text{ or } M$	-			
С	OR	A,I		-	-		1
	XOR XOR	A,M	$A \leftarrow A \text{ xor } M$	-	-		1 1+N
	XOR	M,A	$M \leftarrow A \text{ xor } M$	-	-		1+1N
		A,I		-	-	N	
_	SWAP	M	A (b3~b0, b7~b4) ←M(b7~b4, b3~b0)	-	-	-	1
P	SWAPM	M	M(b3~b0, b7~b4) ← M(b7~b4, b3~b0)	-	-	-	1+N
R	RRC	M	$A \leftarrow RRC M$	V	-	-	1
0	RRCM	M	$M \leftarrow RRC M$		-	-	1+N
C	RLC	M			-	-	1
E	RLCM	М	$M \leftarrow RLC M$		-	-	1+N
S	CLR	M	$M \leftarrow O$	-	-	-	1
S	BCLR	M.b	M.b ← 0	-	-	-	1+N
	BSET	M.b	M.b ← 1	-	-	-	1+N
	B0BCLR	M.b	M(bank 0).b $\leftarrow$ 0	-	-	-	1+N
	B0BSET	M.b	M(bank 0).b ← 1	-	-	-	1+N
	CMPRS	A,I	$ZF,C \leftarrow A - I$ , If A = I, then skip next instruction		-		1 + S
В	CMPRS	A,M	$ZF, C \leftarrow A - M$ , If A = M, then skip next instruction		-		1 + S
R	INCS	М	$A \leftarrow M + 1$ , If $A = 0$ , then skip next instruction	-	-	-	1+ S
А	INCMS	М	$M \leftarrow M + 1$ , If M = 0, then skip next instruction	-	-	-	1+N+S
Ν	DECS	М	$A \leftarrow M - 1$ , If A = 0, then skip next instruction	-	-	-	1+ S
С	DECMS	М	$M \leftarrow M - 1$ , If M = 0, then skip next instruction	-	-	-	1+N+S
Н	BTS0	M.b	If M.b = 0, then skip next instruction	-	-	-	1 + S
	BTS1	M.b	If M.b = 1, then skip next instruction	-	-	-	1 + S
	B0BTS0	M.b	If M(bank 0).b = 0, then skip next instruction	-	-	-	1 + S
	B0BTS1	M.b	If M(bank 0).b = 1, then skip next instruction	-	-	-	1 + S
	JMP	d	PC15/14 ← RomPages1/0, PC13~PC0 ← d	-	-	-	2
	CALL	d	Stack $\leftarrow$ PC15 $\sim$ PC0, PC15/14 $\leftarrow$ RomPages1/0, PC13 $\sim$ PC0 $\leftarrow$ d	-	-	-	2
М	RET		PC ← Stack	-	-	-	2
1	RETI		$PC \leftarrow Stack$ , and to enable global interrupt	-	-	-	2
S	PUSH		To push ACC and PFLAG (except NT0, NPD bit) into buffers.	-	-	-	1
С	POP		To pop ACC and PFLAG (except NT0, NPD bit) from buffers.			$\checkmark$	1
	NOP		No operation	-	-	-	1
Mater	1 (IMI is an		anistar or DAM IF (IMI) is suctor registers then (INI) = 0, otherwise (INI) = 4	_	_		

Note: 1. "M" is system register or RAM. If "M" is system registers then "N" = 0, otherwise "N" = 1. 2. If branch condition is true then "S = 1", otherwise "S = 0".



# **10** ELECTRICAL CHARACTERISTIC

# **10.1 ABSOLUTE MAXIMUM RATING**

Supply voltage (Vdd)	0.3V ~ 6.0V
Input in voltage (Vin)	
Operating ambient temperature (Topr)	
SN8P2604AK, SN8P2604AS, SN8P2604AX	0°C ~ + 70°C
SN8P26042AP, SN8P26042AS, SN8P26042AX	0°C ~ + 70°C
SN8P2604AKD, SN8P2604ASD, SN8P2604AXD	–40°C ~ + 85°C
SN8P26042APD, SN8P26042ASD, SN8P26042AXD	–40°C ~ + 85°C
Storage ambient temperature (Tstor)	. –40°C ∼ + 125°C

# **10.2 ELECTRICAL CHARACTERISTIC**

(All of voltages refer to Vss, Vdd = 5.0V, fosc = 4MHz, Fcpu=1MHZ, ambient temperature is 25°C unless otherwise note.)

PARAMETER	SYM.		RIPTION	MIN.	TYP.	MAX.	UNIT
Operating voltage	Vdd	Normal mode, Vpp = Vdd, 25°C		2.4	5.0	5.5	V
		Normal mode, Vpp = Vd	ld, -40℃~85℃	2.5	5.0	5.5	V
RAM Data Retention voltage	Vdr			1.5	-	-	V
Vdd rise rate	Vpor	Vdd rise rate to ensure p	oower-on reset	0.05	-	-	V/ms
Input Low Voltage	ViL1	All input ports		Vss	-	0.3Vdd	V
input Low Voltage	ViL2	Reset pin		Vss	-	0.2Vdd	V
	ViH1	All input ports		0.7Vdd	-	Vdd	V
Input High Voltage	ViH2	Reset pin		0.9Vdd	-	Vdd	V
Reset pin leakage current	llekg	Vin = Vdd		-	-	2	uA
I/O port pull-up resistor	Bur	Vin = Vss , Vdd = 3V		100	200	300	KΩ
1/O port pull-up resistor	Rup	Vin = Vss , Vdd = 5V		50	100	180	KΩ
I/O port input leakage current	llekg	Pull-up resistor disable, Vin = Vdd		-	-	2	uA
I/O output source current	loH	Vop = Vdd – 0.5V	8	12	-	mA	
sink current	loL	Vop = Vss + 0.5V		8	15	-	IIIA
INTn trigger pulse width	Tint0	INT0 interrupt request p	INT0 interrupt request pulse width		-	-	cycle
	Run Mode	Vdd= 5V, 4Mhz	-	2.5	5	mA	
	ldd1	(No loading, Fcpu = Fosc/4)	Vdd= 3V, 4Mhz	-	1	2	mA
	1-1-10	Slow Mode	Vdd= 5V, 32Khz	-	25	50	uA
	ldd2	(Internal low RC, Stop high clock)	Vdd= 3V, 16Khz	-	5	10	uA
Supply Current			Vdd= 5V, 25 <i>°</i> C	-	1	2	uA
Supply Current	ldd3	Sleep Mode	Vdd= 3V, 25 <i>°</i> C	-	0.70	1.5	uA
	luus	Sleep Mode	Vdd= 5V, <i>-40°</i> C~85 <i>°</i> C	-	10	21	uA
			Vdd= 3V, -40°C~85°C	-	10	21	uA
			Vdd= 5V, 4Mhz	-	0.60	1.2	mA
	ldd4	Green Mode (No loading,	Vdd= 3V, 4Mhz	-	0.25	0.5	mA
		Fcpu = Fosc/4)	Vdd=5V, ILRC 32Khz	-	15	30	uA
		. ,	Vdd=3V, ILRC 16Khz	-	3	6	uA
	Vdet0	Low voltage reset level.		1.6	2.0	2.3	V
LVD Voltage	Vdet1	Low voltage reset level. Low voltage indicator level		2.0	2.3	3	V
	Vdet2	Low voltage indicator lev		2.7	3.3	4.5	V

\*These parameters are for design reference, not tested.



# **11 DEVELOPMENT TOOL**

SN8P2604A development tools are as following.

- ICE version: SN8ICE2K.
- IDE version: M2IDE\_V111 later.
- Writer: EZ-writer, MP-writer. Use "SN8P2604 MPxxxx" transition board.

# **12**OTP PROGRAMMING PIN

### **12.1.1** The pin assignment of Easy Writer transition board socket:

#### Easy Writer JP1/JP2

			_
VSS	2	1	VDD
CE	4	3	CLK/PGCLK
OE/ShiftDat	6	5	PGM/OTPCLK
D0	8	7	D1
D2	10	9	D3
D4	12	11	D5
D6	14	13	D7
VPP	16	15	VDD
RST	18	17	HLS
ALSB/PDB	20	19	-

JP1 for MP transition board JP2 for Writer V3.0 transition board

DIP1	1	48	DIP48
DIP2	2	47	DIP47
DIP3	3	46	DIP46
DIP4	4	45	DIP45
DIP5	5	44	DIP44
DIP6	6	43	DIP43
DIP7	7	42	DIP42
DIP8	8	41	DIP41
DIP9	9	40	DIP40
DIP10	10	39	DIP39
DIP11	11	38	DIP38
DIP12	12	37	DIP38
DIP13	13	36	DIP36
DIP14	14	35	DIP35
DIP15	15	34	DIP34
DIP16	16	33	DIP33
DIP17	17	32	DIP32
DIP18	18	31	DIP31
DIP19	19	30	DIP30
DIP20	20	29	DIP29
DIP21	21	28	DIP28
DIP22	22	27	DIP27
DIP23	23	26	DIP26
DIP24	24	25	DIP25
JP3 for N	IP tra	Insitio	on board

Easy Writer JP3 (Mapping to 48-pin text tool)




# 12.1.2 SN8P2604A Programming Pin Mapping:

			Program	ming Infor	mation	of SN8P2	600A	Series		
	Chip	o Name		SN8P26	SN8P2604A SN8P26042A					
	Writer V2.5 Connector EZ Writer / Writer V3.0 Connector		OTP IC / JP3 Pin Assigment							
Number	Name	Number	Name	Number	Pin	Number	Pin			
2	VDD	1	VDD	2	VDD	17	VDD			
1	GND	2	GND	4	VSS	18	VSS			
4	CLK	3	CLK	6	P5.0	20	P5.0			
3	CE	4	CE	-	-	-	-			
6	PGM	5	PGM	10	P1.0	3	P1.0			
5	OE	6	OE	7	P5.1	1	P5.1			
8	D1	7	D1	-	-	-	-			
7	D0	8	D0	-	-	-	-			
10	D3	9	D3	-	-	-	-			
9	D2	10	D2	-	-	-	-			
12	D5	11	D5	-	-	-	-			
11	D4	12	D4	-	-	-	-			
14	D7	13	D7	-	-	-	-			
13	D6	14	D6	-	-	-	-			
16	VDD	15	VDD	-	-	-	-			
15	VPP	16	VPP	28	RST	15	RST			
18	HLS	17	HLS	-	-	-	-			
17	RST	18	RST	-	-	-	-			
-	-	19	-	-	-	-	-			
-	-	20	ALSB/PDB	11	P1.1	4	P1.1			



# **13** PACKAGE INFORMATION


# 13.1 SK-DIP 28 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
STWBULS		(inch)			(mm)	
Α	-	-	0.210	-	-	5.334
A1	0.015	-	-	0.381	-	-
A2	0.114	0.130	0.135	2.896	3.302	3.429
D	1.390	1.390	1.400	35.306	35.306	35.560
Ε		0.310			7.874	
E1	0.283	0.288	0.293	7.188	7.315	7.442
L	0.115	0.130	0.150	2.921	3.302	3.810
eВ	0.330	0.350	0.370	8.382	8.890	9.398
<b>0</b> °	<b>0</b> °	<b>7</b> °	15°	<b>0</b> °	<b>7°</b>	15°




# 13.2 SOP 28 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
STMDULS		(inch)		( <i>mm</i> )		
А	0.093	0.099	0.104	2.362	2.502	2.642
A1	0.004	0.008	0.012	0.102	0.203	0.305
D	0.697	0.705	0.713	17.704	17.907	18.110
Ε	0.291	0.295	0.299	7.391	7.493	7.595
Н	0.394	0.407	0.419	10.008	10.325	10.643
L	0.016	0.033	0.050	0.406	0.838	1.270
θ°	<b>0</b> °	<b>4</b> °	<b>8</b> °	<b>0</b> °	<b>4</b> °	<b>8</b> °



# 13.3 SSOP 28 PIN





<u>DETAIL ; A</u>

SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX		
STINDULS		(inch)			( <i>mm</i> )			
А	-	-	0.08	-	-	2.13		
A1	0.00	-	0.01	0.05	-	0.25		
A2	0.06	0.07	0.07	1.63	1.75	1.88		
b	0.01	-	0.01	0.22	-	0.38		
С	0.00	-	0.01	0.09	-	0.20		
D	0.39	0.40	0.41	9.90	10.20	10.50		
E	0.29	0.31	0.32	7.40	7.80	8.20		
E1	0.20	0.21	0.22	5.00	5.30	5.60		
[e]		0.0259BSC			0.65BSC			
L	0.02	0.04	0.04	0.63	0.90	1.03		
R	0.00	-	-	0.09	-	-		
θ°	<b>0</b> °	<b>4</b> °	<b>8</b> °	<b>0</b> °	<b>4</b> °	<b>8</b> °		



# 13.4 P-DIP 20 PIN






SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
STWDULS		(inch)		(mm)			
А	-	-	0.210	-	-	5.334	
A1	0.015	-	-	0.381	-	-	
A2	0.125	0.130	0.135	3.175	3.302	3.429	
D	0.980	1.030	1.060	24.892	26.162	26.924	
E		0.300			7.620		
E1	0.245	0.250	0.255	6.223	6.350	6.477	
L	0.115	0.130	0.150	2.921	3.302	3.810	
eВ	0.335	0.355	0.375	8.509	9.017	9.525	
θ°	<b>0</b> °	<b>7</b> °	15°	<b>0</b> °	<b>7</b> °	15°	




# 13.5 SOP 20 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX
STNIDULS		(inch)			(mm)	
А	0.093	0.099	0.104	2.362	2.502	2.642
A1	0.004	0.008	0.012	0.102	0.203	0.305
D	0.496	0.502	0.508	12.598	12.751	12.903
Ε	0.291	0.295	0.299	7.391	7.493	7.595
Н	0.394	0.407	0.419	10.008	10.325	10.643
L	0.016	0.033	0.050	0.406	0.838	1.270
θ°	<b>0</b> °	<b>4</b> °	<b>8</b> °	<b>0</b> °	<b>4</b> °	<b>8</b> °



# 13.6 SSOP 20 PIN



DETAIL "X"

SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
STWBOLS	(inch)			( <i>mm</i> )			
А	0.053	0.063	0.069	1.350	1.600	1.750	
A1	0.004	0.006	0.010	0.100	0.150	0.250	
A2	-	-	0.059	-	-	1.500	
b	0.008	0.010	0.012	0.200	0.254	0.300	
С	0.007	0.008	0.010	0.180	0.203	0.250	
D	0.337	0.341	0.344	8.560	8.660	8.740	
E	0.228	0.236	0.244	5.800	6.000	6.200	
E1	0.150	0.154	0.157	3.800	3.900	4.000	
[e]		0.025		0.635			
h	0.010	0.017	0.020	0.250	0.420	0.500	
L	0.016	0.025	0.050	0.400	0.635	1.270	
L1	0.039	0.041	0.043	1.000	1.050	1.100	
ZD		0.059			1.500		
Y	-	-	0.004	-	-	0.100	
θ°	<b>0</b> °	-	<b>8</b> °	<b>0</b> °	-	<b>8</b> °	




# **14** Marking Definition

# 14.1 INTRODUCTION

There are many different types in Sonix 8-bit MCU production line. This note listed the production definition of all 8-bit MCU for order or obtain information. This definition is only for Blank OTP MCU.

# 14.2 MARKING INDETIFICATION SYSTEM






# 14.3 MARKING EXAMPLE

Name	ROM Type	Device	Package	Temperature	Material
SN8P2604AKDB	OTP	2604A	SK-DIP	-40°C~85°C	PB-Free Package
SN8P26042APB	OTP	26042A	P-DIP	0°C~70°C	PB-Free Package

# **14.4 DATECODE SYSTEM**





SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.

#### Main Office:

Address: 9F, NO. 8, Hsien Cheng 5th St, Chupei City, Hsinchu, Taiwan R.O.C. Tel: 886-3-551 0520 Fax: 886-3-551 0523

#### Taipei Office:

Address: 15F-2, NO. 171, Song Ted Road, Taipei, Taiwan R.O.C. Tel: 886-2-2759 1980

#### Fax: 886-2-2759 8180 Hong Kong Office:

Address: Flat 3 9/F Energy Plaza 92 Granville Road, Tsimshatsui East Kowloon. Tel: 852-2723 8086 Fax: 852-2723 9179

#### **Technical Support by Email:**

Sn8fae@sonix.com.tw