

### Description

- Trench Power MV MOSFET technology
- Low  $R_{DS(ON)}$
- Low Gate Charge
- Optimized for fast-switching applications


### General Features

| VDSS | RDS(ON)<br>@10V (typ) | RDS(ON)<br>@4.5V (typ) | ID  |
|------|-----------------------|------------------------|-----|
| 100V | 6.2mΩ                 | 8.5 mΩ                 | 48A |


- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

### Application



- Synchronous Rectification in DC/DC and AC/DC Converters
- Industrial and Motor Drive applications



Schematic diagram



Marking and pin assignment



DFN 5x6

### Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

| Parameter                                      | Symbol         | Maximum                                  | Units            |
|--|----------------|--|------------------|
| Drain-Source Voltage                           | $V_{DS}$       | 100                                      | V                |
| Gate-Source Voltage                            | $V_{GS}$       | $\pm 20$                                 | V                |
| Continuous Drain Current <sup>G</sup>          | $I_D$          | $T_C=25^\circ\text{C}$ (Package Limited) | 48               |
|  |                | $T_C=100^\circ\text{C}$                  | 43               |
| Pulsed Drain Current <sup>C</sup>              | $I_{DM}$       | 105                                      | A                |
| Continuous Drain Current                       | $I_{DSM}$      | $T_A=25^\circ\text{C}$                   | 22               |
|  |                | $T_A=100^\circ\text{C}$                  | 18               |
| Avalanche energy $L=0.3\text{mH}$ <sup>C</sup> | $E_{AS}$       | 105                                      | mJ               |
| Power Dissipation <sup>B</sup>                 | $P_D$          | $T_C=25^\circ\text{C}$                   | 75               |
|  |                | $T_C=100^\circ\text{C}$                  | 30               |
| Power Dissipation <sup>A</sup>                 | $P_{DSM}$      | $T_A=25^\circ\text{C}$                   | 8.3              |
|  |                | $T_A=70^\circ\text{C}$                   | 6.6              |
| Junction and Storage Temperature Range         | $T_J, T_{STG}$ | -55 to 150                               | $^\circ\text{C}$ |

### Thermal Characteristics

| Parameter                                  | Symbol          | Maximum | Units              |
|--|-----------------|---------|--------------------|
| Maximum Junction-to-Ambient <sup>A</sup>   | $R_{\theta JA}$ | 12      | $^\circ\text{C/W}$ |
| Maximum Junction-to-Ambient <sup>A D</sup> |                 | 32      | $^\circ\text{C/W}$ |
| Maximum Junction-to-Case                   | $R_{\theta JC}$ | 1.4     | $^\circ\text{C/W}$ |

## Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

| Symbol                      | Parameter  | Conditions  | Min | Typ  | Max    | Units |
|-----------------------------|--|---|-----|------|--------|-------|
| <b>STATIC PARAMETERS</b>    |  |   |     |      |        |       |
| BV <sub>DSS</sub>           | Drain-Source Breakdown Voltage                     | I <sub>D</sub> =250μA, V <sub>GS</sub> =0V  | 100 | 115  |        | V     |
| I <sub>DSS</sub>            | Zero Gate Voltage Drain Current                    | V <sub>DS</sub> =100V, V <sub>GS</sub> =0V<br>T <sub>J</sub> =55°C                        |     |      | 1<br>5 | μA    |
| I <sub>GSS</sub>            | Gate-Body leakage current                          | V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V  |     |      | ±100   | nA    |
| V <sub>GS(th)</sub>         | Gate Threshold Voltage                             | V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA                                  | 1.3 | 1.9  | 2.5    | V     |
| R <sub>DS(on)</sub>         | Static Drain-Source On-Resistance                  | V <sub>GS</sub> =10V, I <sub>D</sub> =24A<br>T <sub>J</sub> =125°C                        |     | 6.2  | 7.3    | mΩ    |
|                             |  | V <sub>GS</sub> =4.5V, I <sub>D</sub> =24A  |     | 10.9 | 12.8   |       |
| g <sub>FS</sub>             | Diode Forward Voltage                              | V <sub>DS</sub> =5V, I <sub>D</sub> =20A  | 30  |      |        | S     |
| V <sub>SD</sub>             | Diode Forward Voltage                              | I <sub>S</sub> =1A, V <sub>GS</sub> =0V   |     | 0.7  | 0.95   | V     |
| I <sub>S</sub>              | Maximum Body-Diode Continuous Current <sup>G</sup> |   |     |      | 48     | A     |
| <b>DYNAMIC PARAMETERS</b>   |  |   |     |      |        |       |
| C <sub>iss</sub>            | Input Capacitance                                  | V <sub>GS</sub> =0V, V <sub>DS</sub> =15V, f=1MHz   |     | 2808 |        | pF    |
| C <sub>oss</sub>            | Output Capacitance                                 |   |     | 961  |        | pF    |
| C <sub>riss</sub>           | Reverse Transfer Capacitance                       |   |     | 23   |        | pF    |
| R <sub>g</sub>              | Gate resistance                                    | V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz  |     | 2    |        | Ω     |
| <b>SWITCHING PARAMETERS</b> |  |   |     |      |        |       |
| Q <sub>g(10V)</sub>         | Total Gate Charge                                  | V <sub>GS</sub> =10V, V <sub>DS</sub> =50V, I <sub>D</sub> =24A                           |     | 50   |        | nC    |
| Q <sub>g(4.5V)</sub>        | Total Gate Charge                                  |   |     | 33   |        | nC    |
| Q <sub>gs</sub>             | Gate Source Charge                                 |   |     | 17   |        | nC    |
| Q <sub>gd</sub>             | Gate Drain Charge                                  |   |     | 11   |        | nC    |
| t <sub>D(on)</sub>          | Turn-on Delay Time                                 | V <sub>GS</sub> =10V, V <sub>DS</sub> =50V, R <sub>L</sub> =2.5Ω,<br>R <sub>GEN</sub> =3Ω |     | 15   |        | ns    |
| t <sub>r</sub>              | Turn-on Rise Time                                  |   |     | 12   |        | ns    |
| t <sub>D(off)</sub>         | Turn-off Delay Time                                |   |     | 25   |        | ns    |
| t <sub>f</sub>              | Turn-off Fall Time                                 |   |     | 13   |        | ns    |
| t <sub>rr</sub>             | Body Diode Reverse Recovery Time                   | I <sub>F</sub> =20A, di/dt=500A/μs  |     | 45   |        | ns    |
| Q <sub>rr</sub>             | Body Diode Reverse Recovery charge                 | I <sub>F</sub> =20A, di/dt=500A/μs  |     | 140  |        | nC    |

A. The value of R<sub>θJA</sub> is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C. The Power dissipation P<sub>DSM</sub> is based on R<sub>θJA</sub> ≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature T<sub>J(MAX)</sub>=150° C.

D. The R<sub>θJA</sub> is the sum of the thermal impedance from junction to case R<sub>θJC</sub> and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25° C.




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Current De-rating (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Figure A: Gate Charge Test Circuit & Waveforms




Figure B: Resistive Switching Test Circuit & Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test




Figure D: Diode Recovery Test Circuit & Waveforms

