


## DESCRIPTION

The 10N03 uses advanced trench technology  
 And design to provide excellent  $R_{DS(ON)}$  with  
 Low gate charge . It can be used in a wide  
 Variety of applications .


$V_{DS}$	$R_{DS(ON)}$	$I_D$
30V	--	10A

## GENERAL FEATURES

- $V_{DS} = 30\text{ V}$ ,  $I_D = 10\text{ A}$   
 $R_{DS(ON)} < 13.5\text{ m}\Omega @ V_{GS} = 10\text{ V}$
- High density cell design for ultra low  $R_{dson}$
- Fully characterized Avalanche voltage and current
- Good stability and uniformity with high EAS
- Excellent package for good heat dissipation
- Special process technology for high ESD capability




Marking and pin Assignment



SOP-8

## Application

- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply



## Absolute Maximum Ratings (TC=25°C, unless otherwise noted)

Symbol	Parameter	10N03	Units
V <sub>DS</sub>	Drain-to-Source Voltage	30	V
I <sub>D</sub>	Continuous Drain Current	10	A
	Drain Current-Continuous(Tc=100°C)	6	
I <sub>DM</sub>	Pulsed Drain Current	50	
P <sub>D</sub>	Power Dissipation	2.5	W
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
E <sub>AS</sub>	Single Pulse Avalanche Energy	--	--
T <sub>J</sub> and T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C

## Thermal Resistance

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
R <sub>θJC</sub>	Junction-to-Case	--	--	50	°C/W	Water cooled heatsink, P <sub>D</sub> adjusted for a peak junction temperature of +150°C.

## OFF Characteristics T<sub>J</sub>=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
B <sub>VDS</sub>	Drain-to-Source Breakdown Voltage	30	33	--	V	V <sub>GS</sub> =0, I <sub>D</sub> =250μA
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	--	--	±100	nA	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	--	--	1	μA	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V

## ON Characteristics T<sub>J</sub>=25°C unless otherwise specified

Symbol	Parameter	Min.	Typ.	Max	Units	Test Conditions
R <sub>DS(ON)</sub>	Static Drain-to-Source On-Resistance	--	7.5	13.5	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =10A
V <sub>GS(TH)</sub>	Gate Threshold Voltage, Figure 12.	1.0	1.5	3.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =250μA
G <sub>fs</sub>	Forward Transconductance	15	---	--	S	V <sub>DS</sub> =15V, I <sub>D</sub> =10A

## Dynamic Characteristics Essentially independent of operating temperature

Symbol	Parameter	Min.	Typ.	Max.	Units	Test Conditions
C <sub>iss</sub>	Input Capacitance	--	1550	--	pF	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1.0MHZ
C <sub>oss</sub>	Output Capacitance	--	300	--		
C <sub>rss</sub>	Reverse Transfer Capacitance	--	180	--		
Q <sub>g</sub>	Total Gate Charge	--	13	--	nC	V <sub>DS</sub> =15V, V <sub>GS</sub> =5V, I <sub>D</sub> =10A
Q <sub>gs</sub>	Gate-to-Source Charge	--	5.5	--		
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge	--	3.5	--		

## Drain-Source Diode Characteristics


Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =10A	--	--	1.2	V
Diode Forward Current	I <sub>S</sub>	--	--	--	10	A
Reverse Recovery Time	t <sub>rr</sub>	--	--	--	--	nS
Reverse Recovery Charge	Q <sub>rr</sub>		--	--	--	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

## Notes:


1. Repetitive Rating:Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test:Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production.

**Test circuit**


**1)  $E_{AS}$  test Circuits**




**2) Gate charge test Circuit:**




**3) Switch Time Test Circuit:**




## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS (Curves)




**Figure 1 Output Characteristics**




**Figure 2 Transfer Characteristics**




**Figure 3 Rdson- Drain Current**



**Figure 4 Rdson-Junction Temperature**



**Figure 5 Gate Charge**



**Figure 6 Source- Drain Diode Forward**




Figure 7 Capacitance vs Vds




Figure 9  $BV_{DSS}$  vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10  $V_{GS(th)}$  vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance