

**Description**

The OGFD12P10G uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications. It is ESD protected.




**General Features**

$V_{DSS}$	$R_{DS(ON)}$ @ -10V(typ)	$I_D$
-100V	170mΩ	- 12A

- Super high dense cell design
- Advanced trench process technology
- Reliable and rugged
- High density celldesign for ultra low on-resistance

**Application**

- Power switch
- DC/DC converters

**Schematic diagram****Marking and pin assignment****TO-252****Absolute Maximum Ratings ( $T_c=25^\circ\text{C}$  unless otherwise noted)**

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	-12	A
Drain Current-Continuous( $T_c=100^\circ\text{C}$ )	$I_D (100^\circ\text{C})$	-9.2	A
Pulsed Drain Current	$I_{DM}$	-30	A
Maximum Power Dissipation	$P_D$	40	W
Derating factor		0.32	W/ $^\circ\text{C}$
Single pulse avalanche energy (Note 5)	$E_{AS}$	110	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ\text{C}$

**Thermal Characteristic**

Thermal Resistance,Junction-to-Case (Note 2)	$R_{\theta JC}$	3.13	°C/W
--	-----------------	------	------

**Electrical Characteristics ( $T_c=25^\circ C$  unless otherwise noted)**


Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=-250\mu A$	-100	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=-100V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 10$	$\mu A$
<b>On Characteristics</b> <sup>(Note 3)</sup>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-1	-1.9	-3	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=-10V, I_D=-8A$	-	170	200	$m\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=-15V, I_D=-5A$	12	-	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
Input Capacitance	$C_{iss}$	$V_{DS}=-25V, V_{GS}=0V, F=1.0MHz$	-	1055	-	PF
Output Capacitance	$C_{oss}$		-	65	-	PF
Reverse Transfer Capacitance	$C_{rss}$		-	41	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=-50V, I_D=-10A$ $V_{GS}=-10V, R_{GEN}=9.1\Omega$	-	14	-	nS
Turn-on Rise Time	$t_r$		-	18	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	50	-	nS
Turn-Off Fall Time	$t_f$		-	18	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=-50V, I_D=-10A, V_{GS}=-10V$	-	25	-	nC
Gate-Source Charge	$Q_{gs}$		-	5	-	nC
Gate-Drain Charge	$Q_{gd}$		-	7	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <sup>(Note 3)</sup>	$V_{SD}$	$V_{GS}=0V, I_S=-10A$	-	-	-1.2	V
Diode Forward Current <sup>(Note 2)</sup>	$I_S$	-	-	-	-13	A
Reverse Recovery Time	$t_{rr}$	$T_J = 25^\circ C, IF = -10A$ $dI/dt = 100A/\mu s$ <sup>(Note 3)</sup>	-	35	-	nS
Reverse Recovery Charge	$Q_{rr}$		-	46	-	nC
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. E<sub>AS</sub> condition:  $T_j=25^\circ C, V_{DD}=-50V, V_G=-10V, L=0.5mH, R_g=25\Omega$

## Test Circuit


### 1) E<sub>AS</sub> Test Circuit









### 2) Gate Charge Test Circuit



### 3) Switch Time Test Circuit



## Typical Electrical and Thermal Characteristics (Curves)






Figure 7 Capacitance vs Vds




Figure 9 Drain Current vs Case Temperature




Figure 8 Safe Operation Area




Figure 10 Power De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance