


Dual N-Channel Logic Level Enhancement Mode Field Effect Transistor

Product Summary:

$BV_{DSS}$	30V
$R_{DS(on)}$ (MAX.)	21m $\Omega$
$I_D$	9A



UIS, Rg 100% Tested

Pb-Free Lead Plating & Halogen Free



ABSOLUTE MAXIMUM RATINGS ( $T_A = 25\text{ }^\circ\text{C}$  Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMITS	UNIT
Gate-Source Voltage		$V_{GS}$	$\pm 20$	V
Continuous Drain Current	$T_A = 25\text{ }^\circ\text{C}$	$I_D$	9	A
	$T_A = 100\text{ }^\circ\text{C}$		6.3	
Pulsed Drain Current <sup>1</sup>		$I_{DM}$	36	
Avalanche Current		$I_{AS}$	10	
Avalanche Energy	$L = 0.1\text{mH}, I_D = 10\text{A}, R_G = 25\Omega$	$E_{AS}$	5	mJ
Repetitive Avalanche Energy <sup>2</sup>	$L = 0.05\text{mH}$	$E_{AR}$	2.5	
Power Dissipation	$T_A = 25\text{ }^\circ\text{C}$	$P_D$	2.27	W
	$T_A = 100\text{ }^\circ\text{C}$		0.9	
Operating Junction & Storage Temperature Range		$T_{j}, T_{stg}$	-55 to 150	$^\circ\text{C}$

100% UIS testing in condition of  $V_D = 15\text{V}, L = 0.1\text{mH}, V_G = 10\text{V}, I_L = 7.5\text{A}$ , Rated  $V_{DS} = 30\text{V}$  N-CH

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNIT
Junction-to-Case	$R_{\theta JC}$		7.5	$^\circ\text{C} / \text{W}$
Junction-to-Ambient <sup>3</sup>	$R_{\theta JA}$		55	

<sup>1</sup>Pulse width limited by maximum junction temperature.

<sup>2</sup>Duty cycle  $\leq 1\%$

<sup>3</sup>55 $^\circ\text{C} / \text{W}$  when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25 °C, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
<b>STATIC</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	30			V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	1	1.5	3	
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0V, V <sub>GS</sub> = ±20V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V			1	μA
		V <sub>DS</sub> = 20V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 125 °C			25	
On-State Drain Current <sup>1</sup>	I <sub>D(ON)</sub>	V <sub>DS</sub> = 10V, V <sub>GS</sub> = 10V	9			A
Drain-Source On-State Resistance <sup>1</sup>	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 9A		17	21	mΩ
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 5A		24	32	
Forward Transconductance <sup>1</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 5V, I <sub>D</sub> = 9A		16		S
<b>DYNAMIC</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 15V, f = 1MHz		520		pF
Output Capacitance	C <sub>oss</sub>			88		
Reverse Transfer Capacitance	C <sub>rss</sub>			62		
Gate Resistance	R <sub>g</sub>	V <sub>GS</sub> = 15mV, V <sub>DS</sub> = 0V, f = 1MHz		2.0		Ω
Total Gate Charge <sup>1,2</sup>	Q <sub>g</sub> (V <sub>GS</sub> =10V)	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 10V, I <sub>D</sub> = 9A		11.5		nC
	Q <sub>g</sub> (V <sub>GS</sub> =4.5V)			5		
Gate-Source Charge <sup>1,2</sup>	Q <sub>gs</sub>			1.6		
Gate-Drain Charge <sup>1,2</sup>	Q <sub>gd</sub>			2.8		
Turn-On Delay Time <sup>1,2</sup>	t <sub>d(on)</sub>		V <sub>DS</sub> = 15V, I <sub>D</sub> = 1A, V <sub>GS</sub> = 10V, R <sub>GS</sub> = 6Ω		9	
Rise Time <sup>1,2</sup>	t <sub>r</sub>			12		
Turn-Off Delay Time <sup>1,2</sup>	t <sub>d(off)</sub>			30		
Fall Time <sup>1,2</sup>	t <sub>f</sub>			15		
<b>SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS (T<sub>C</sub> = 25 °C)</b>						
Continuous Current	I <sub>S</sub>				2.3	A
Pulsed Current <sup>3</sup>	I <sub>SM</sub>				9.2	
Forward Voltage <sup>1</sup>	V <sub>SD</sub>	I <sub>F</sub> = I <sub>S</sub> , V <sub>GS</sub> = 0V			1.2	V
Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = I <sub>S</sub> , dI <sub>F</sub> /dt = 100A / μS		50		nS
Peak Reverse Recovery Current	I <sub>RM(REC)</sub>			30		A
Reverse Recovery Charge	Q <sub>rr</sub>			2		nC


<sup>1</sup>Pulse test : Pulse Width  $\leq 300 \mu\text{sec}$ , Duty Cycle  $\leq 2\%$ .

<sup>2</sup>Independent of operating temperature.


<sup>3</sup>Pulse width limited by maximum junction temperature.

Ordering & Marking Information:

Device Name: EMB21A03V for EDFN 3 x 3



Outline Drawing



Dimension in mm

Dimension	A	A1	b	c	D	D1	D2	E	E1	E2	E3	e	L	L1	$\theta 1$
Min.	0.70	0	0.24	0.10	2.95	2.25		3.15	2.95	1.65			0.30	0	0°
Typ.	0.80		0.30	0.152	3.00	2.35	0.225	3.20	3.00	1.75	0.575	0.65	0.40		10°
Max.	0.90	0.05	0.35	0.25	3.05	2.45		3.25	3.05	1.85			0.50	0.10	12°

Recommended minimum pads

