



ES9038Q2M 32-Bit Stereo Mobile Audio DAC

Datasheet

The **ES9038Q2M SABRE**³² **Reference DAC** is a very high-performance, 32-bit, stereo audio D/A converter designed for: audiophile-grade portable applications such as mobile phones, digital music players, Blu-ray players, audio preamplifiers and A/V receivers, and professional applications such as recording systems, mixer consoles and digital audio workstations.

Using the critically acclaimed ESS patented 32-bit HyperStream® II DAC architecture and Time Domain Jitter Eliminator, the *ES9038Q2M* delivers a DNR of up to 129dB and THD+N of –120dB, a performance level that will satisfy the most demanding audio enthusiasts.

The **ES9038Q2M** handles up to 32-bit 768kHz PCM, DSD256 via DoP and native DSD512 data in master or slave timing modes. Custom sound signature is supported via a fully programmable FIR filter with 7 presets. Residual distortion from suboptimal PCB components and layout can be minimized using **ES9038Q2M's** unique THD compensation circuit, while chip-to-chip gain variation is minimized via a built-in auto gain calibration circuit.

The **ES9038Q2M SABRE**³² **Reference DAC** sets the standard, **SABRE SOUND**TM, for HD audio performance, typically consumes 40mW in normal operation mode (1.3mW in standby mode), and comes in an easy-to-use 30-QFN (3mm x 5mm) package.


| FEATURE | DESCRIPTION |
|--|---|
| Patented 32-bit HyperStream® II DAC +129dB DNR -120dB THD+N | Industry's highest performance 32-bit mobile audio DAC with unprecedented dynamic range and ultra-low distortion Supports both synchronous and ASRC (asynchronous sample rate converter) modes |
| Patented Time Domain Jitter Eliminator | Unmatched audio clarity free from input clock jitter |
| 64-bit accumulator & 32-bit processing | Distortion free signal processing |
| Integrated DSP Functions | Click-free soft mute and volume control Programmable automute De-emphasis for 32kHz, 44.1kHz, and 48kHz sampling |
| Customizable output configuration | Stereo or Mono output in current or voltage mode based on performance criterion |
| I ² C control | o Allows software control of DAC features |
| 30-QFN package | Minimizes PCB footprint |
| 40mW operating power consumption 1.3 mW standby power | Maximizes battery life |
| Versatile digital input | Supports SPDIF, PCM (I²S, LJ 16-32-bit), DoP or DSD input Supports up to 768kHz PCM, DSD256 via DoP and native DSD1024 |
| Customizable filter characteristics | 7 presets or user programmable filters for custom sound signature Bypassable oversampling filter |
| THD compensation | Minimize distortion from external PCB components and layout |
| Dedicated HPA Control | Power down HPA (supports auto shutdown at zero input for lower power) Selects HPA auxiliary input Programmable HPA charge pump frequency |
| Auto Gain Calibration | o Minimize chip-to-chip gain variation |
| Clock Gearing | o Reduce operating frequency for lower sampling rate to reduce power consumption |




APPLICATIONS

- Mobile phones / Tablets / Digital music players / Portable multimedia players
- Blu-ray / SACD / DVD-Audio player
- Audio preamplifiers and A/V receivers
- Professional audio recording systems / Mixing consoles / Digital audio workstations

FUNCTIONAL BLOCK DIAGRAM




TYPICAL MOBILE APPLICATION DIAGRAM





ES9038Q2M PIN LAYOUT





ES9038Q2M PIN DESCRIPTIONS

| Pin | Name | Pin Type | Reset State | Pin Description | | | |
|-----|----------|----------|-----------------------|---|--|--|--|
| 1 | AVCC_R | Power | Power | DAC analog output stage reference supply for the Right Channel | | | |
| 2 | DACRB | AO | Ground | Differential Negative Output for the Right Channel | | | |
| 3 | DACR | AO | Ground | Differential Positive Output for the Right Channel | | | |
| 4 | BIAS | 0 | 1'b0 | General Output. Controlled by software. See Register 45: Low Power and Auto Calibration for more information. | | | |
| 5 | SW | I/O | GPIO2 / Tri-stated | General Output Can be used with switch input of SABRE9602. See Register 39: General Configuration 2 for more information. In reset state, a 120k ohm resistor connects between SW and GPIO2. | | | |
| 6 | FSYNC | 0 | Tri-stated | General Output with output clock options. Can be used with FSYNC of SABRE9602 to set its charge pump frequency. See Register 30-31 Charge Pump Clock for more information | | | |
| 7 | HPSDb | 0 | 1'b0 | General Output. Can be used for Headphone Shutdown of SABRE9602 Grounded through 100k ohm resistor in reset state. | | | |
| 8 | DACL | AO | Ground | Differential Positive Output for the Left Channel | | | |
| 9 | DACLB | AO | Ground | Differential Negative Output for the Left Channel | | | |
| 10 | AVCC_L | Power | Power | DAC analog output stage reference supply for the Left Channel | | | |
| 11 | AGND_L | Ground | Ground | DAC analog output stage ground for the Left Channel | | | |
| 12 | VCCA | Power | Power | Analog +3.3V for OSC | | | |
| 13 | DVCC | Power | Power | Digital +1.8V to +3.3V | | | |
| 14 | DGND | Ground | Ground | Digital Ground | | | |
| 15 | DVDD | Power | Power | Digital Core Voltage, nominally +1.2V, supplied by an internal regulator from DVCC. | | | |
| 16 | GPIO2 | I/O | Tri-stated / SW | General purpose input/output pin 2, or SPDIF Input 5 In reset state, a 120k ohm resistor connects between SW and GPIO2 allowing GPIO2 to switch input of SABRE9602. See Register 39: General Configuration 2 for more information. | | | |
| 17 | GPIO1 | I/O | Tri-stated | General purpose input/output pin 1, or SPDIF Input 4. | | | |
| 18 | DATA2 | | Tri-stated | DSD Data2 (R) or PCM Data CH1/CH2 or SPDIF Input 2 | | | |
| 19 | DATA1 | I/O | Tri-stated | Master mode off or non-PCM mode Input for DSD Data1 (L) or PCM Frame Clock or SPDIF Input 3 Master mode on and PCM mode Output for PCM Frame Clock | | | |
| 20 | DATA_CLK | I/O | Tri-stated | Master mode off Input for PCM Bit Clock or DSD Bit Clock or SPDIF Input 1 Master mode on Output for PCM or DSD Bit Clock | | | |
| 21 | RESETB | I | Ground | Master Reset / Power Down (active low) | | | |
| 22 | RT1 | - | Tri-stated | Reserved, must be connected to DGND. | | | |
| 23 | SCL | I | Tri-stated | I ² C Clock Input | | | |
| 24 | SDA | I/O | Tri-stated | I ² C Serial Data Input/Output | | | |
| 25 | ADDR | I | Tri-stated | I ² C Address Select | | | |




| Pin | Name | Pin Type | Reset State | Pin Description |
|-------------|--------|----------|----------------|--|
| 26 | NC | - | ı | No Internal Connection. |
| 27 | VCCA | Power | Power | Analog +3.3V for OSC |
| 28 | XOUT | AO | Floating | XTAL Output |
| 29 | ΧI | Al | Floating | XTAL Input |
| 30 | AGND_R | Ground | Ground | DAC analog output stage ground for the Right Channel |
| Exposed Pad | DGND | Ground | Ground | The exposed pad must be connected to DGND. |

Note:

I/O = Input/Output

- **ADDR**
- DATA1-2
- DATA_CLK
- RT1





System Clock and Audio Inputs

Sampling Rate Notations

| Mode | FSR raw sample rate at audio interface | fs sample rate for filter specification |
|------------------------------|--|---|
| DSD | DATA_CLK | FSR / 64 |
| DoP | Frame Clock Rate | FSR / 4 |
| Serial (PCM) Normal Mode | Frame Clock Rate | FSR |
| Serial (PCM) OSF Bypass Mode | Frame Clock Rate | FSR/8 |
| SPDIF | SPDIF Audio Rate | FSR |

System Clock (XI) and Audio Master Clock (MCLK)

The system clock (XI) can be generated with a crystal using the built-in oscillator or supplied externally.

- o The maximum XI frequency is 100MHz as specified in ANALOG PERFORMANCE and XI Timing.
- o The audio master clock (MCLK) is divided down from XI via clk gear in Register 0: System Registers.
- o The minimum MCLK frequency for a given raw sample rate FSR is specified in ANALOG PERFORMANCE.
- The minimum MCLK frequency for a given I2C clock is specified in the table under I2C Timing Table.

PCM Pin Connections

| Pin Name | Description |
|----------|--------------------------------|
| DATA1 | Frame clock |
| DATA2 | 2-channel PCM serial data |
| DATA_CLK | Bit clock for PCM audio format |

Note: DATA_CLK frequency must be (2 x serial_length) x FSR. serial_length can be set in Register 1: Input selection.

Schal_longin can be set in register 1. input scien

SPDIF Pin Connections

| Pin Name | Description | | | |
|----------|-----------------|--|--|--|
| GPIO2~1 | SPDIF input 5~4 | | | |
| DATA2~1 | SPDIF input 3-2 | | | |
| DATA_CLK | SPDIF input 1 | | | |

An SPDIF source multiplexer allows for up to 5 SPDIF sources to be connected to the data and GPIO pins selectable via Register 11: SPDIF Select . SPDIF input mode can be manually selected by input_select in Register 1: Input selection or automatically selected if auto-select in Register 1: Input selection is set to a mode allowing automatic SPDIF selection.

DSD Pin Connections

| Pin Name | Description |
|----------|------------------------------|
| DATA2~1 | 2-channel DSD data input |
| DATA_CLK | Bit clock for DSD data input |

Note: DATA CLK frequency must be FSR.



Master Mode


The DAC can become an audio timing master via master_mode in Register 10: Master Mode and Sync Configuration.

The 'input_select' bits in <u>Register 1: Input selection</u> must be set to explicitly select DSD or serial master mode.
 Autoselect will not produce the desired results in master mode.

The Bit Clock frequency can be configured using one of the following two methods:

- Set the desired master div in Register 10: Master Mode and Sync Configuration, or
- Use NCO mode to set FSR using <u>Register 34-37: Programmable NCO</u>. When in NCO mode the *master_div* setting will be ignored.

An available GPIO pin can be configured to output MCLK using Register 8: GPIO1-2 Configuration.





Function Description

Soft Mute (not applicable in OSF Bypass mode)

When Mute is asserted the output signal will ramp to the -∞ level. When Mute is reset the attenuation level will ramp back up to the previous level set by the volume control register. Asserting Mute will not change the value of the volume control register. The ramp rate is set by Register 6: De-emphasis, DoP and Volume Ramp Rate according to the following relationship:

$$rate = \frac{2^{\text{vol_rate}} * FSR}{512} dB/s$$

Automute (PCM and SPDIF modes only, not supported in DSD mode)

Automute is disabled by default and can be enabled by setting *automute_time* to a non-zero value. Automute is triggered when the following conditions are met:

| Mode | Detection Condition | Time |
|--------------|---|--|
| PCM SPDIF | Data is lower than <i>automute_level</i> for the specified time | $\frac{2096896}{\text{automute time} * FSR} (s)$ |

Automute_time can be set using Register 4: Automute Time. Automute level can be set using Register 5: Automute Level.

The automute status can be read using automute_status in Register 64 (Read-Only): Chip ID and Status or via a GPIO pin programmed as Automute Status using Register 8: GPIO1-2 Configuration.

The triggered automute behavior can be configured using Register 2: Mixing, Serial Data and Automute Configuration to one of the followings:

- No action
- Soft Mute
- Ramp all channels to ground to reduce power consumption
- Soft Mute then ramp all channels to ground

The ramp-to-ground rate can be configured to $4096 * \frac{2^{(\text{soft_start_time}+1)}}{\text{MCLK}}$ using Register 14: Soft Start Configuration.

Volume Control (not applicable in OSF Bypass mode)

Each channel has an independently controlled digital attenuation circuit which can be set to attenuate from 0dB to -127dB in 0.5dB steps. When a new volume level is set, the digital attenuation circuit will ramp softly to the new level. To ensure silent digital volume transitions each 0.5dB step can take as many as 64 intermediate steps depending on the *volume_rate* setting in Register 6: De-emphasis, DoP and Volume Ramp Rate.

Master Trim (not applicable in OSF Bypass mode)

The master trim sets the 0dB reference level for the digital volume control of each DAC. The master trim is programmable via Register 17-20: Master Trim. The master trim registers store a 32bit signed number and should never exceed the full scale signed value 32'h7FFFFFFF.

18dB Channel Gain

A +18dB gain can be applied on a per-channel based using Register 27: General Configuration, in addition to volume control and master trim. Note that the output will be clipped if the +18dB gain results in larger than full scale output.



De-emphasis

The de-emphasis feature is included for audio data that has utilized the 50/15µs pre-emphasis for noise reduction. There are three de-emphasis filters, one for 32kHz, one for 44.1kHz, and one for 48kHz selectable via *deemph_sel* and bypassed via *deemph_bypass* in Register 6: De-emphasis, DoP and Volume Ramp Rate.

The de-emphasis filter can automatically be applied when an SPDIF stream sets the de-emphasis flag. It will auto detect the sample rate (32k, 44.1k, 48k) in either consumer or professional formats and then apply the correct de-emphasis filter. The automatic enabling of the de-emphasis filter can be enabled via *auto_deemph* in Register 6: De-emphasis, DoP and Volume Ramp Rate.

Preset Oversampling FIR Filters

Seven pre-programmed digital filters are selectable for SPDIF and PCM serial mode via *filter_shape* in <u>Register 7: Filter</u>
<u>Bandwidth and System Mute</u>. See <u>ANALOG PERFORMANCE</u>, <u>PCM FILTER FREQUENCY RESPONSE</u> and <u>PCM FILTER IMPULSE RESPONSE</u> for more information.

Custom Oversampling FIR Filter

The FIR filter can also be programmed as a two-staged interpolation filter with custom coefficients to achieve unique sound signature. Custom coefficients can be generated using MATLAB and then downloaded using a custom C code.

Example Source Code for Loading a Filter

```
// only accept 128 or 16 coefficients
// Note: The coefficients must be quantized to 24 bits for this method!
          Stage 1 consists of 128 values (0-127 being the coefficients)
// Note: Stage 2 consists of 16 values (0-13 being the coefficients, 14-15 are zeros)
// Note: Stage 2 is symmetric about coefficient 13. See the example filters for more information.
byte fir_badr = 40;
byte coeff_stage = (byte)(coeffs.Count == 128 ? 0 : 1);
for (int i = 0; i < coeffs.Count; i++)</pre>
    // stage 1 contains 128 coefficients, while stage 2 contains 16 coefficients
    registers.WriteRegister(fir_badr, (byte)((coeff_stage << 7) + i));</pre>
    // write the coefficient data
    registers.WriteRegister(fir_badr+1, (byte)(coeffs[i] & 0xff));
    registers.WriteRegister(fir_badr+2, (byte)((coeffs[i] >> 8) & 0xff));
    registers.WriteRegister(fir_badr+3, (byte)((coeffs[i] >> 16) & 0xff));
    registers.WriteRegister(fir_badr+4, 0x02);
                                                   // set the write enable bit
// disable the write enable bit when we're done registers.WriteRegister(fir_badr+5, (byte)(setEvenBit ? 0x04 : 0x00));
```

Oversampling Filter (OSF) Bypass

The oversampling FIR filter can be bypassed using *bypass_osf* in Register 7: Filter Bandwidth and System Mute, sourcing data directly into the IIR filter. The audio input should be oversampled at 8 x fs rate when OSF is bypassed to have the same IIR filter bandwidth as PCM audio sampled at fs rate. For example, a signal with 44.1kHz sample rate can be oversampled externally to 8 x 44.1kHz = 352.8kHz and then applied to the serial decoder in either I²S or LJ format. The maximum sample rate that can be applied is 1.536MHz (8 x 192kHz).

DSD Filter

A DSD filter with cutoff at 47kHz scaled by fs/44100 is available. See DSD FILTER RESPONSE for more information.

Channel Mapping and Mixing

Channel mapping, mixing and mono mode can be configured using <u>Register 2: Mixing, Serial Data and Automute Configuration</u>.



Time Domain Jitter Eliminator and DPLL

By default, the DAC works in Jitter Eliminator mode allowing the audio interface timing to be asynchronous to MCLK. A DPLL constantly updates the FSR/MCLK ratio to calculate the true 32-bit timing of the incoming audio samples allowing the ESS patented Time Domain Jitter Eliminator to remove any distortion caused by jitter.

- The DPLL acquisition speed can be set by *lock_speed* in <u>Register 10: Master Mode and Sync Configuration</u>.
- The PCM/SPDIF DPLL bandwidth can be set via dpll bw serial in Register 12: ASRC/DPLL Bandwidth.
- The DSD DPLL bandwidth can be set via dpll bw dsd in Register 12: ASRC/DPLL Bandwidth.

For best performance, the DPLL bandwidth should be set to the minimum setting that will keep the DPLL reliably in lock.

Sample Rate Calculation

The raw sample rate (FSR) can be calculated from Register 66-69 (Read-Only): DPLL Number using the following formula:

$$FSR = \frac{(dpll_num * MCLK)}{2^{32}}$$

Synchronous Mode (PCM mode only)

The DPLL can be bypassed if the incoming PCM audio is synchronous to MCLK with the relationship MCLK=128FSR. This can be enabled via 128fs_mode in Register 10: Master Mode and Sync Configuration.

DAC Full-Scale Gain Calibration

DAC gain calibration enables uniform output level across multiple chips by compensating for chip-to-chip gain variations. It cannot be used to compensate for gain variation caused by mismatch of external components

The DAC full-scale gain-calibration system works by comparing an internal resistor to an external precision resistor of known value. The two resistors are set up as a voltage divider that is connected between power and ground. The value of the internal resistor changes with semiconductor process variations so by measuring the divider's voltage output, using an ADC, the process variation from nominal can be measured and this is used to correct the DAC gain. As all the DAC channels are on the same monolithic chip, the channel-to-channel gain variation is very small and does not need to be trimmed.

The ADC input can be used to drive the auto-calibration circuit. The circuit uses the ADC value, as decimated by the internal programmable decimation filters, to scale the master_trim value. Master_trim can be programmed as normal but will be scaled by the ADC value when in automatic-calibration mode. In this mode, master_trim can be set once by enabling automatic calibration, and the DAC output levels will be consistent across all DAC devices.

- Full-scale gain-calibration is enabled using *calib_en* in <u>Register 45: Low Power and Auto Calibration</u>.
- calib_sel in Register 45: Low Power and Auto Calibration selects which ADC to use
- calib_latch in Register 45: Low Power and Auto Calibration determines whether to use the new ADC correction value or ignore it.
- ADC values update at the ADC_CLK rate which is also programmable in Register 46: ADC Configuration.

The ADC decimation filters may also be programmed to a lower bandwidth to help smooth out any voltage transients on the divider output.



THD Compensation

THD Compensation can be used to minimize distortion from external PCB components and layout through the generation of inverse second and third harmonic components matching the target system distortion profile.

THD compensation can be enabled via thd enb in Register 13: THD Bypass.

The coefficient for manipulating second harmonic distortion is stored in Register 22-23: THD Compensation C2. The coefficient for manipulating third harmonic distortion is stored in Register 24-25: THD Compensation C3.

All channels use the same compensation coefficients.

Standby Mode

For lowest power consumption, the following should be performed to enter the stand-by mode:

- RESETB pin should be brought to low digital level to:
 - Shut off the DACs, Oscillator and internal regulator.
 - Force digital I/O pins (DATA_CLK, DATA1, GPIO1, GPIO2, SDA) into tri-state mode
- If XI is supplied externally, it should be stopped at a logic low level

To resume from standby mode bring RESETB to high digital level, resume XI if supplied externally, and reinitialize all registers.

DVDD Supply

The ES9038Q2M is equipped with a regulated DVDD supply powered from DVCC. The internal DVDD regulator must be decoupled to DGND with a capacitor that maintains a minimum value of 1μF at 1.2V over the target operating temperature range. The recommended capacitor for decoupling DVDD is a 4.7μF ±20%, X5R 6.3V 0402.

Headphone Amp Control (when used with SABRE9602)

When used with the SABRE9602 headphone amp, the following pins can be used to provide dedicated control.


| ES9038 pin | Connect to SABRE9602 pin | ES9038 Reset State | ES9038 Normal Operation |
|---------------|--------------------------|--|---|
| HPSDb | AMP_PDB | HPSDb is pulled down via internal 100 kΩ resistor on HPSDb | HPSDb is controlled via amp_pdb and amp_pdb_ss in Register 39: General Configuration 2 |
| SW | SW_CTRL | SW is controlled by GPIO2 via internal 120kΩ resistor to select AUX (GPIO2=1) or standby (GPIO2=0) mode GPIO2 SW_ctrl_en[1] SW SW_ctrl_en[0] ES9038 | SW is controlled via $sw_ctrl_en[1]$ once $sw_ctrl_en[0]$ is programmed to be 1'b1 in Register 39: General Configuration 2. |
| FSYNC | FSYNC | Tri-stated | Sets charge pump frequency via Register 30-31: Charge Pump Clock |
| BIAS | - | 1'b0 | General purpose output controlled via bias_ctrl in Register 45: Low Power and Auto Calibration |



Audio Interface Formats

Several digital audio transport formats are supported to allow direct connection to common audio processors. Auto detection circuitry is enabled by default to detect the input format. The input mode can be explicitly set using Register 1: Input selection. The following diagrams outline the supported formats (using stereo 2-channel inputs as an example).

PCM LJ and I2S Formats




Note: for Left-Justified and I²S formats, the following number of BCLKs is present per (left plus right) frame:

- 16-bit mode: 32 BCLKs
- 24-bit mode: 48 BCLKs
- 32-bit mode: 64 BCLKs



DoP (DSD over PCM) Audio Format


The DoP format packs DSD data into PCM frames. The incoming data is identified as DoP if the DSD Markers 0x05 and 0xFA alternating each frame clock cycle are present as illustrated below.



Note: DoP requires 24-bit or 32-bit PCM mode and is not supported in 16-bit PCM mode.

- 24-bit mode: DoP data consists of 8-bit marker in the MSB followed by 16-bit DSD data
- 32-bit mode: DoP data consists of 8-bit marker in the MSB followed by 16-bit DSD data and 8-bit padding








Serial Control Interface

The registers inside the chip are programmed via an I^2C interface. The diagram below shows the timing for this interface. The chip address can be set to 2 different settings via the ADDR pin.


| ADDR | CHIP ADDRESS |
|------|--------------|
| 0 | 0x90 |
| 1 | 0x92 |



Note:

Multi-byte reads are not supported and may cause the I2C decoder to become unresponsive until a reset occurs.

I2C Timing Table



| Parameter | Symbol | MCLK | Standard | Standard-Mode | | Fast-Mode | |
|--|-------------------|------------|-------------|---------------|-------------|-----------|---------|
| | | Constraint | MIN | MAX | MIN | MAX | |
| SCL Clock Frequency | fscL | < MCLK/20 | 0 | 100 | 0 | 400 | kHz |
| START condition hold time | thd,sta | | 4.0 | - | 0.6 | - | μS |
| LOW period of SCL | t _{LOW} | >10/MCLK | 4.7 | - | 1.3 | - | μS |
| HIGH period of SCL (>10/MCLK) | t _{HIGH} | >10/MCLK | 4.0 | - | 0.6 | - | μS |
| START condition setup time (repeat) | t su,sta | | 4.7 | - | 0.6 | - | μS |
| SDA hold time from SCL falling - All except NACK read - NACK read only | thd,dat | | 0 2/MCLK | - | 0 2/MCLK | - | μs s |
| SDA setup time from SCL rising | t su,dat | | 250 | 1 | 100 | - | ns |
| Rise time of SDA and SCL | tr | | - | 1000 | | 300 | ns |
| Fall time of SDA and SCL | t _f | | - | 300 | | 300 | ns |
| STOP condition setup time | t su,sto | | 4 | • | 0.6 | - | μS |
| Bus free time between transmissions | t BUF | | 4.7 | • | 1.3 | - | μS |
| Capacitive load for each bus line | Сь | | - | 400 | - | 400 | pF |



REGISTER SETTINGS

Register 0: System Registers

| Bits | [7:4] | [3:2] | [1] | [0] |
|----------|---------|----------|----------|------------|
| Mnemonic | osc_drv | clk_gear | reserved | soft_reset |
| Default | 4'b0000 | 2'b00 | 1'b0 | 1'b0 |

| Bit | Mnemonic | Description |
|-------|------------|--|
| [7:4] | osc_drv | Oscillator drive specifies the bias current to the oscillator pad. • 4'b0000: full bias (default) • 4'b1000: ¾ bias • 4'b1100: ½ bias • 4'b1111: shut down the oscillator |
| [3:2] | clk_gear | Configures a clock divider network that can reduce the power consumption of the chip by reducing the clock frequency supplied to both the digital core and analog stages. • 2'b00: MCLK = XI (default) • 2'b01: MCLK = XI / 2 • 2'b10: MCLK = XI / 4 • 2'b11: MCLK = XI / 8 |
| [1] | reserved | |
| [0] | soft_reset | Software configurable hardware reset with the ability to reset the design to its initial power-on configuration. • 1'b0: normal operation (default) • 1'b1: resets the Sabre to its power-on defaults Note: This register will always read as "1'b0" as the power-on default for this register is "1'b0". A reset can be verified by checking the status of other modified registers. |



Register 1: Input selection

| Bits | [7:6] | [5:4] | [3:2] | [1:0] |
|----------|---------------|-------------|-------------|--------------|
| Mnemonic | serial_length | serial_mode | auto_select | input_select |
| Default | 2'b11 | 2'b00 | 2'b11 | 2'b00 |

| Bit | Mnemonic | Description |
|-------|---------------|---|
| [7:6] | serial_length | Selects how many DATA_CLK pulses exist per data word. • 2'b00: 16-bit data words • 2'b01: 24-bit data words • 2'b10: 32-bit data words • 2'b11: 32-bit data words (default) |
| [5:4] | serial_mode | Configures the type of serial data. • 2'b00: I2S mode (default) • 2'b01: left-justified mode • 2'b11 or 2'b10: right-justified mode |
| [3:2] | auto_select | Allows the Sabre to automatically select between either serial (I2S) or DSD input formats. 2'b00: disable automatic input decoder and instead use the information provided by register 1[1:0] 2'b01: automatically select between DSD or serial data 2'b10: automatically select between SPDIF or serial data 2'b11: automatically select between DSD, SPDIF or serial data (default) |
| [1:0] | input_select | Configures the Sabre to use a particular input decoder if auto_select is disabled. • 2'b00: serial (default) • 2'b01: SPDIF • 2'b10: reserved • 2'b11: DSD Note: Register 1[3:2] must be set to 2'b00 for input_select to function. |



Register 2: Mixing, Serial Data and Automute Configuration

| Bits | [7:6] | [5:4] | [3:2] | [1:0] |
|----------|-----------------|----------|-------------|-------------|
| Mnemonic | automute_config | reserved | ch2_mix_sel | ch1_mix_sel |
| Default | 2'b00 | 2'b11 | 2'b01 | 2'b00 |

| Bit | Mnemonic | Description | |
|-------|--------------------|--|--|
| [7:6] | automute config | Configures the automute state machine, which allows the Sabre 2M to perform different power saving and sound optimizations. • 2'b00: normal operation (default) • 2'b01: perform a mute when an automute condition is asserted • 2'b10: ramp all channels to ground when an automute condition is asserted • 2'b11: perform a mute and then ramp all channels to ground when an automute condition is asserted Note: Ramping DAC outputs to ground can reduce the power consumption of the Sabre 2M in some situations. Note: This process can be sped up by using the automute_time, volume_rate and soft_start_time registers. | |
| [5:4] | reserved | | |
| [3:2] | ch2_mix_sel | Selects which data is mapped to DAC 2. • 2'b00: ch1 • 2'b01: ch2 (default) • 2'b10: reserved • 2'b11: reserved | |
| [1:0] | ch1_mix_sel | Selects which data is mapped to DAC 1. • 2'b00: ch1 (default). • 2'b01: ch2 • 2'b10: reserved. • 2'b11: reserved. | |



Register 3: SPDIF Configuration

| Bits | [7:4] | [3] | [2] | [1] | [0] |
|----------|----------|-----------------|---------------|----------------|----------|
| Mnemonic | reserved | spdif_user_bits | spdif_ig_data | spdif_ig_valid | reserved |
| Default | 4'd4 | 1'b0 | 1'b0 | 1'b0 | 1'b0 |

| Bit | Mnemonic | Description |
|-------|-----------------|--|
| [7:4] | reserved | |
| [3] | spdif_user_bits | Both SPDIF channel status bits and SPDIF user bits are available for readback via the I2C interface. To reduce register count the channel status bits and user bits occupy the same register space. Setting user_bits will present the SPDIF user bits on the read-only register interface instead of the default channel status bits. • 1'b1: presents the SPDIF user bits on the read-only register interface • 1'b0: presents the SPDIF channel status bits on the read-only register interface (default) |
| [2] | spdif_ig_data | Configures the SPDIF decoder to ignore the 'data' flag in the channel status bits. • 1'b1: ignore the data flag in the channel status bits and continue to process the decoded SPDIF data • 1'b0: mute the SPDIF data when the data flag is set (default) Note: Enabling the SPDIF output when data is present could cause undesirable noise if the SPDIF data is compressed audio or a non-standard format. |
| [1] | spdif_ig_valid | Configures the SPDIF decoder to ignore the 'valid' flag in the SPDIF stream. • 1'b1: ignore the valid flag and continue to process the decoded SPDIF data • 1'b0: mute the SPDIF data when the valid flag is invalid (default) |
| [0] | reserved | · |



Register 4: Automute Time

| Bits | [7:0] |
|----------|---------------|
| Mnemonic | automute_time |
| Default | 8'd0 |

| Bit | Mnemonic | Description |
|-----|------------------|---|
| [7] | automute time | Configures the amount of time the audio data must remain below the automute_level before an automute condition is flagged. Defaults to 0 which disables automute. |
| | | Time in seconds = $\frac{2096896}{\text{automute_time} * FSR}$ |
| | | |

Register 5: Automute Level

| Bits | [7] | [6:0] | Y | |
|----------|----------|----------------|-----|--|
| Mnemonic | reserved | automute_level | 7 , | |
| Default | 1'b0 | 7'd104 | | |

| Bit | Mnemonic | Description | | | |
|-------|----------|--------------------------------|--|--|--|
| [7] | reserved | Not connected in digital core. | | | |
| [6:0] | | | | | |
| | | Collinger | | | |



Register 6: De-emphasis, DoP and Volume Ramp Rate

| Bits | [7] | [6] | [5:4] | [3] | [2:0] |
|----------|-------------|---------------|------------|------------|-------------|
| Mnemonic | auto_deemph | deemph_bypass | deemph_sel | dop_enable | volume_rate |
| Default | 1'b0 | 1'b1 | 2'b00 | 1'b0 | 2'b010 |

| Bit | Mnemonic | Description |
|-------|---------------|---|
| [7] | auto_deemph | Automatically engages the de-emphasis filters when SPDIF data is provides and the SPDIF channel status bits contains valid de-emphasis settings. • 1'b1: enables automatic de-emphasis • 1'b0: disables automatic de-emphasis (default) |
| [6] | deemph_bypass | Enables or disables the built-in de-emphasis filters. 1'b1 disabled de-emphasis filters (default) 1'b0 enables de-emphasis filters |
| [5:4] | deemph_sel | Selects which de-emphasis filter is used. • 2'b11: reserved • 2'b10: 48kHz • 2'b01: 44.1kHz • 2'b00: 32kHz (default) |
| [3] | dop_enable | Selects whether the DSD over PCM (DoP) logic is enabled. • 1'b0: disables the DoP logic • 1'b1: enables the DoP logic |
| [2:0] | volume_rate | Selects a volume ramp rate to use when transitioning between different volume levels. The volume ramp rate is measured in decibels per second (dB/s). $ rate = \frac{2^{vol_rate} * FSR}{512} dB/s $ |



Register 7: Filter Bandwidth and System Mute

| Bits | [7:5] | [4] | [3] | [2:1] | [0] |
|----------|--------------|----------|------------|----------|------|
| Mnemonic | filter_shape | reserved | bypass_osf | reserved | mute |
| Default | 3'b100 | 1'b0 | 1'b0 | 2'b00 | 1'b0 |

| Bit | Mnemonic | Description |
|-------|--------------|--|
| [7:5] | filter_shape | Selects the type of filter to use during the 8x FIR interpolation phase. 3'b111: brick wall filter 3'b110: corrected minimum phase fast roll-off filter 3'b101: reserved 3'b100: apodizing fast roll-off filter (default) 3'b011: minimum phase slow roll-off filter 3'b010: minimum phase fast roll-off filter 3'b001: linear phase slow roll-off filter 3'b000: linear phase fast roll-off filter |
| [4] | reserved | |
| [3] | bypass_osf | Allows the use of an external 8x upsampling filter, bypassing the internal interpolating FIR filter. 1'b0: uses the built-in oversampling filter (default) 1'b1: uses an external upsampling filter, which requires data oversampled by 8x externally |
| [2:1] | reserved | |
| [0] | mute | Mutes all 2 channels of the Sabre DAC. 1'b0: normal operation (default) 1'b1: mute both channels |
| | | Confidentilia |



Register 8: GPIO1-2 Configuration

| Bits | [7:4] | [3:0] |
|----------|-----------|-----------|
| Mnemonic | gpio2_cfg | gpio1_cfg |
| Default | 4'd13 | 4'd13 |

GPIO Table

The GPIO can each be configured in one of several ways.

The table below is for programming each independent GPIO configuration value.

| gpioX_cfg | Name | I/O Direction | Details | |
|-----------|--|------------------|--|--|
| 4'd 0 | Automute Status | Output | Output is high when an automute has been triggered. This signal is analogous to the automute_status register (register 64). | |
| 4'd 1 | Lock Status | Output | Output is high when lock is triggered. This signal is analogous to the lock_status register (register 64). | |
| 4'd 2 | Volume Min | Output | Output is high when all digital volume controls have been ramped to minus full scale. This can occur, for example, if automute is enabled and set to mute the volume. | |
| 4'd 3 | CLK | Output | Output is a buffered MCLK signal which can be used to synchronize other devices. | |
| 4'd 4 | Automute/Lock Interrupt | Output | Output is high when the contents of register 64 have been modified (meaning that the lock_status or automute_status register have been changed). Reading register 64 will clear this interrupt. | |
| 4'd 5 | ADC_CLK | Output | Output is a buffered ADC clock signal. The ADC clock signal is defined by the adc_clk_sel register. | |
| 4'd6 | Reserved | . 0 | • | |
| 4'd 7 | Output 1'b0 | Output | Output is forced low | |
| 4'd 8 | Standard Input | Input | Places the GPIO into a high impedance state, allowing the customer to provide a digital signal and then read that signal back via the I2C register 65. | |
| 4'd 9 | Input Select | Input | Places the GPIO into a high impedance state and allows the customer to toggle the input selection between two modes using the GPIO. See register 21 for more information. | |
| 4'd 10 | Mute All | Input | Places the GPIO into a high impedance state and allows the customer to force a mute condition by applying a logic high signal to the GPIO. When a logic low signal is applied the DAC will exhibit normal operation. | |
| 4'd11 | Reserved | | | |
| 4'd12 | Reserved | | | |
| 4'd 13 | gpio2_cfg ADC Input gpio1_cfg Reserved | Input | gpio2_cfg: GPIO2 becomes ADC input | |
| 4'd 14 | Soft Start Complete | Output | Output is high when the DAC output is ramped to ground. | |
| 4'd 15 | Output 1'b1 | Output | Output is forced high | |



Register 9: Reserved

| Bits | [7:4] | [3:0] |
|----------|----------|----------|
| Mnemonic | reserved | reserved |
| Default | 4'd2 | 4'd2 |

Confidential. Pampam



Register 10: Master Mode and Sync Configuration

| Bits | [7] | [6:5] | [4] | [3:0] |
|----------|-------------|------------|------------|------------|
| Mnemonic | master_mode | master_div | 128fs_mode | lock_speed |
| Default | 1'b0 | 2'b00 | 1'b0 | 4'd2 |

| Bit | Mnemonic | Description |
|-------|-------------|--|
| [7] | master_mode | Enables master mode which causes the Sabre to drive the DATA_CLK and DATA1 signals when in I2S mode. Can also be enabled when in DSD mode to enable DATA_CLK only. 1'b0: disables master mode (default) 1'b1: enables master mode |
| [6:5] | master_div | Sets the frame clock (DATA1) and DATA_CLK frequencies when in master mode. This register is used when in normal synchronous operation. • 2'b00: DATA_CLK frequency = MCLK/2 (default) • 2'b01: DATA_CLK frequency = MCLK/4 • 2'b10: DATA_CLK frequency = MCLK/8 • 2'b11: DATA_CLK frequency = MCLK/16 |
| [4] | 128fs_mode | Enables operation of the DAC while in synchronous mode with a 128*FSR MCLK in PCM normal or OSF bypass mode only. • 1'b1: enables MCLK = 128*FSR mode • 1'b0: disables MCLK = 128*FSR mode (default) |
| [3:0] | lock_speed | Sets the number of audio samples required before the DPLL and ASRC lock to the incoming signal. More audio samples gives a better initial estimate of the MCLK/FSR ratio at the expense of a longer locking interval. • 4'd0: 16384 FSL edges • 4'd1: 8192 FSL edges • 4'd2: 5461 FSL edges (default) • 4'd3: 4096 FSL edges • 4'd4: 3276 FSL edges • 4'd5: 2730 FSL edges • 4'd5: 2730 FSL edges • 4'd6: 2340 FSL edges • 4'd7: 2048 FSL edges • 4'd8: 1820 FSL edges • 4'd9: 1638 FSL edges • 4'd10: 1489 FSL edges • 4'd11: 1365 FSL edges • 4'd12: 1260 FSL edges • 4'd13: 1170 FSL edges • 4'd14: 1092 FSL edges • 4'd15: 1024 FSL edges |
| | | Note: FSL=FSR except in DSD Mode FSL=FSR*64 |



Register 11: SPDIF Select

| Bits | [7:4] | [3:0] |
|----------|-----------|----------|
| Mnemonic | spdif_sel | reserved |
| Default | 4'd0 | 4'd0 |

| Bit | Mnemonic | Description |
|-------|-----------|--|
| [7:4] | spdif_sel | Selects which input to use when decoding SPDIF data. Note: If using a GPIO the GPIO configuration must be set to an input. • 4'd0: DATA_CLK (default) • 4'd1: DATA1 • 4'd2: DATA2 • 4'd3: GPIO1 • 4'd4: GPIO2 • 4'd5-4'd15: Reserved |
| [3:0] | reserved | N |

Confidential. Pampe



Register 12: ASRC/DPLL Bandwidth

| Bits | [7:4] | [3:0] |
|----------|----------------|-------------|
| Mnemonic | dpll_bw_serial | dpll_bw_dsd |
| Default | 4'd5 | 4'd10 |

| Bit | Mnemonic | Description |
|-------|----------------|--|
| [7:4] | dpll_bw_serial | Sets the bandwidth of the DPLL when operating in I2S mode. |
| | | 4'd0: DPLL Off |
| | | 4'd1: Lowest Bandwidth |
| | | • 4'd2: |
| | | • 4'd3: |
| | | • 4'd4: |
| | | 4'd5: (default) |
| | | • 4'd6: • 4'd7: • 4'd8: • 4'd9: • 4'd10: • 4'd11: • 4'd12: • 4'd13: |
| | | • 4'd7: |
| | | • 4'd8: |
| | | • 4'd9: |
| | | • 4'd10: |
| | | • 4'd11: |
| | | • 4'd12: |
| | | 1 4 10. |
| | | 4'd14: √ 4'd15: Highest Bandwidth |
| [3:0] | dpll_bw_dsd | 4'd15: Highest Bandwidth Sets the bandwidth of the DPLL when operating in DSD mode. |
| [3.0] | upii_bw_usu | 4'd0: DPLL Off |
| | | 4'd1: Lowest Bandwidth |
| | | • 4'd2: |
| | | • 4'd3: |
| | | • 4'd4: |
| | | • 4'd5: |
| | | • 4'd6: |
| | | • 4'd7: |
| | | • 4'd8: |
| | | • 4'd9: |
| | | 4 d10: (default) |
| | | 4'd11: |
| | | • 4'd12: |
| | | • 4'd13: |
| | | • 4'd14: ▼ |
| | | 4'd15: Highest Bandwidth |



Register 13: THD Bypass

| Bits | [7] | [6] | [5:0] |
|----------|----------|---------|----------|
| Mnemonic | reserved | thd_enb | reserved |
| Default | 1'b0 | 1'b1 | 6'd0 |

| Bit | Mnemonic | Description |
|-------|----------|---|
| [7] | reserved | |
| [6] | thd_enb | Selects whether to disable the THD compensation logic. THD compensation is enabled by default and can be configured to correct for second and third harmonic distortion. 1'b0: enable THD compensation (default) 1'b1: disable THD compensation |
| [5:0] | reserved | |

Confidential. Pampain



Register 14: Soft Start Configuration

| Bits | [7] | [6] | [5] | [4:0] |
|----------|----------|--------------------|----------|-----------------|
| Mnemonic | reserved | soft_start_on_lock | reserved | soft_start_time |
| Default | 1'b0 | 1'b0 | 1'b0 | 5'd10 |

| Bit [7] | Mnemonic | Description |
|------------|------------------------|---|
| | reserved | · |
| [6] | soft_start_on_l ock | Automatically ramps the output to AVCC/2. • 1'b0: Always soft start (default) • 1'b1: soft start when locked |
| [5] | reserved | |
| [4:0] | soft start time | Sets the amount of time that it takes to perform a soft start ramp. This time affects both ramp to ground and ramp to AVCC/2. This value is valid from 0 to 20 (inclusive). $ time (s) = 4096 * \frac{2^{(soft_start_time+1)}}{MCLK (Hz)} $ |
| | | Confidential. Pan |
| | | |



Register 15-16: Volume Control

| Bits | [7:0] |
|-------------|---------|
| Register 15 | volume1 |
| Register 16 | volume2 |
| Default | 8'd80 |

| Bit | Mnemonic | Description |
|-------|----------|-----------------------------------|
| [7:0] | volume1 | Default of 8'd80 (-40dB) |
| | | -0dB to -127.5dB with 0.5dB steps |
| [7:0] | volume2 | Default of 8'd80 (-40dB) |
| | | -0dB to -127.5dB with 0.5dB steps |

Register 17-20: Master Trim

| Bits | [31:0] | | 1 |
|----------|-------------|----|----------|
| Mnemonic | master_trim | 57 |) |
| Default | 32'h7ffffff | 1, | |

| Bit | Mnemonic | Description |
|--------|-------------|--|
| [31:0] | master_trim | A 32 bit signed value that sets the 0dB level for all volume controls. Defaults to full-scale (32'h7FFFFFFF). |
| | | |
| | | eigent. |
| | | Collin |
| | | |



Register 21: GPIO Input Selection

| Bits | [7:6] | [5:4] | [3:0] |
|----------|-----------|-----------|----------|
| Mnemonic | gpio_sel2 | gpio_sel1 | reserved |
| Default | 2'b00 | 2'b00 | 4'd0 |

| Bit | Mnemonic | Description |
|-------|-----------|--|
| [7:6] | gpio_sel2 | Selects which input type will be selected when GPIO2 = Input Select • 2'd0: serial data (I2S/LJ) (default) • 2'd1: SPDIF • 2'd2: reserved • 2'd3: DSD data |
| [5:4] | gpio_sel1 | Selects which input type will be selected when GPIO1 = Input Select • 2'd0: serial data (I2S/LJ) (default) • 2'd1: SPDIF • 2'd2: reserved • 2'd3: DSD data |
| [3:0] | reserved | |
| | | Confidential |



Register 22-23: THD Compensation C2

| Bits | [15:0] |
|----------|-------------|
| Mnemonic | thd_comp_c2 |
| Default | 16'd0 |

| Bit | Mnemonic | Description |
|--------|-------------|--|
| [15:0] | thd_comp_c2 | A 16-bit signed coefficient for correcting for the second harmonic |
| | | distortion. Defaults to 16'd0. |

Register 24-25: THD Compensation C3

| Bits | [15:0] |
|----------|-------------|
| Mnemonic | thd_comp_c3 |
| Default | 16'd0 |

| Bit | Mnemonic | Description |
|--------|-------------|--|
| [15:0] | thd_comp_c3 | A 16-bit signed coefficient for correcting for the third harmonic distortion. Defaults to 16'd0. |

Register 26: Reserved

| • | | |
|----------|----------|--|
| Bits | [7:0] | |
| Mnemonic | reserved | |
| Default | 8'd98 | |

| | . , 0 000 | • |
|-------|-----------|---|
| Bit | Mnemonic | Description |
| [7:0] | reserved | |
| | | Confilde |



Register 27: General Configuration

| Bits | [7] | [6:5] | [4] | [3] | [2] | [1:0] |
|----------|---------|----------|----------|------------|-----------|-----------|
| Mnemonic | asrc_en | reserved | reserved | ch1_volume | latch_vol | 18db_gain |
| Default | 1'b1 | 2'b10 | 1'b1 | 1'b0 | 1'b1 | 2'b00 |

| Bit | Mnemonic | Description |
|-------|--------------|---|
| [7] | asrc_en | Selects whether the ASRC is enabled. 1'b0: ASRC is disabled and the output from the THD compensation block is piped directly into the modulators. 1'b1: The ASRC is used as normal, providing a first order correction on the sample rate converted data. |
| [6:5] | reserved | |
| [4] | reserved | |
| [3] | ch1_volume | Allows channel 2 to share the channel 1 volume control. This allows for perfectly syncing up the two channel gains. 1'b0: Allow independent control of both channel 1 and channel volume controls (default) 1'b1: Use the channel 1 volume control for both channel 1 and channel 2 |
| [2] | latch_volume | Keeps the volume coefficients in synchronization with the programmed volume register. 1'b0: Disables updates of the internal volume coefficients (useful for updating each channel volume independently and then moving the volume coefficients in tandem) 1'b1: The internal volume coefficient is kept in synchronization with the volume registers |
| [1:0] | 18db_gain | Applies +18dB gain to the DAC datapath. • 2'b00: No gain on either channels • 2'b01: Normal gain on channel 2, +18dB gain on channel 1 • 2'b10: +18dB gain on channel 2, normal gain on channel 1 • 2'b11: +18dB gain on both channel 2 and channel 1 |



Register 28: Reserved

| Bits | [7:0] | |
|----------|-------------|--|
| Mnemonic | reserved | |
| Default | 8'd11110000 | |

| Bit | Mnemonic | Description |
|-------|----------|-------------|
| [7:0] | reserved | |

Register 29: GPIO Configuration

| Bits | [7:6] | [5:0] |
|----------|-------------|----------|
| Mnemonic | invert_gpio | reserved |
| Default | 2'b00 | 6'd0 |

| Bit | Mnemonic | Description |
|-------|-------------|--|
| [7:6] | invert_gpio | Allows each GPIO output to be inverted independently. • 2'b00: Normal GPIO operation (default) • 2'b01: Invert GPIO1 output only • 2'b10: Invert GPIO2 output only • 2'b11: Invert both GPIO outputs |
| [5:0] | reserved | |

confidential



Register 30-31: Charge Pump Clock

| Bits | [15:14] | [13:12] | [11:0] |
|----------|------------|-----------|------------|
| Mnemonic | cp_clk_sel | cp_clk_en | cp_clk_div |
| Default | 2'b00 | 2'b00 | 12'd0 |

| Bit | Mnemonic | Description |
|---------|------------|---|
| [15:14] | cp_clk_sel | Selects which clock will be used as the reference clock (f _{CLK}) for the charge pump clock. • 2'b00: f _{CLK} = XI (default) • 2'b01: reserved • 2'b10: reserved • 2'b11: reserved |
| [13:12] | cp_clk_en | Sets the state of the charge pump clock. • 2'b00: Tristate output (default) • 2'b01: Tied to GND • 2'b10: Tied to DVDD • 2'b11: Active |
| [11:0] | cp_clk_div | Sets the divider ratio for the charge pump clock. f_{CLK} is the frequency of the clock selected by cp_clk_sel. $f_{cp} = \frac{f_{CLK}}{cp_clk_div*2}$ |

Register 32: Reserved

| 3 | X V | |
|----------|----------|--|
| Bits | [7:0] | |
| Mnemonic | reserved | |
| Default | 8'd0 | |

| | | | A . | _ | |
|-------|----------|-------------|-----|---|---|
| Bit | Mnemonic | Description | | 1 | |
| [7:0] | reserved | | | ~ | • |



Register 33: Interrupt Mask

| Bits | [7:6] | [5:2] | [1] | [0] |
|----------|----------|----------|---------------|-----------|
| Mnemonic | reserved | reserved | automute_mask | lock_mask |
| Default | 2'b00 | 4'b1111 | 1'b0 | 1'b0 |

| Bit | Mnemonic | Description |
|-------|---------------|---|
| [7:6] | reserved | |
| [5:2] | reserved | |
| [1] | automute_mask | Masks the automute bit from flagging an interrupt. |
| [0] | lock mask | Masks the lock status bit from flagging an interrupt. |

Confidential. Pawpaw



Register 34-37: Programmable NCO

| Bits | [31:0] |
|----------|---------|
| Mnemonic | nco_num |
| Default | 32'd0 |

| Bit Mnemonic Description | Description | | | | | |
|---|-----------------------------------|--|--|--|--|--|
| [31:0] nco_num An unsigned 32-bit quantity that provides the ratio between MCI DATA_CLK. This value can be used to generate arbitrary DATA frequencies in master mode. A value of 0 disables this operation Note: Master mode must still be enabled for the Sabre to drive DATA_CLK and DATA1 pins. You must also select either serial DSD mode in the input_select register to determine whether DA should be driven alone (DSD mode) or both DATA_CLK and DA should be driven (serial mode). • 32'd0: disables NCO mode (default) • 32'd2: enables NCO mode Note: NCO is determined by the following equation $FSR = \frac{(nco_num * MCLK)}{2^{32}}$ | A_CLK og mode. the mode or TA_CLK | | | | | |

Register 38: Reserved

| Bits | [7:0] | |
|----------|----------|-----|
| Mnemonic | Reserved | |
| Default | 8'd0 | X/o |

| | | | - 44 | |
|-------|----------|-------------|------|--|
| Bit | Mnemonic | Description | | |
| [7:0] | Reserved | | | |



Register 39: General Configuration 2

| Bits | [7] | [6] | [5:2] | [1:0] |
|----------|------------|---------|----------|------------|
| Mnemonic | amp_pdb_ss | amp_pdb | reserved | sw_ctrl_en |
| Default | 1'b0 | 1'b0 | 2'b00 | 2'b00 |

| Bit | Mnemonic | Description |
|-------|------------|---|
| [7] | amp_pdb_ss | Powers the amplifier stage down when the digital core ramps to ground. This is useful when powering down the amplifier when in automute mode. |
| | | 1'b0: Amplifier PDB is controlled by the amp_pdb (default) |
| | | 1'b1: Shuts the amplifier down when the DAC is ramped to ground |
| [6] | amp_pdb | Enables of disables the headphone amplifier. 1'b0: Disables the headphone amplifier (default) 1'b1: Enables the headphone amplifier |
| [5:2] | reserved | |
| [1:0] | sw_ctrl_en | Selects the operating mode of the external switch control. 2'b00: Switch control override is disabled and the switch is controlled externally (default) 2'b01: Switch control override is enabled and the switch control is set to 0 2'b10: Reserved 2'b11: Switch control override is enabled and the switch control is set to 1 |
| | | Confidentila |



Register 40: Programmable FIR RAM Address

| Bits | [7:0] |
|----------|-----------------|
| Mnemonic | prog_coeff_addr |
| Default | 8'd0 |

| Bit | Mnemonic | Description |
|-------|-------------|---|
| [7] | coeff_stage | Selects which stage of the filter to write. |
| | | 1'b0: selects stage 1 of the oversampling filter (default) |
| | | 1'b1: selects stage 2 of the oversampling filter |
| [6:0] | coeff_addr | Selects the coefficient address when writing custom coefficients for the oversampling filter. |

Register 41-43: Programmable FIR RAM Data

| Bits | [23:0] | | |
|----------|-----------------|---|---|
| Mnemonic | prog_coeff_data | 7 | • |
| Default | 24'd0 | 1 | |

| Bit | Mnemonic | Description |
|--------|------------|---|
| [23:0] | coeff_data | A 24bit signed filter coefficient that will be written to the address defined in prog_coeff_addr. |

Register 44: Programmable FIR Configuration

| Bits | [7:3] | [2] | +_ (| [1] | [0] |
|----------|----------|-------------|------|---------|---------|
| Mnemonic | reserved | stage2_even | X | prog_we | prog_en |
| Default | 5'b00000 | 1'b0 🦨 | | 1'b0 | 1'b0 |

| Bit | Mnemonic | Description |
|-------|-------------|---|
| [7:3] | reserved | Not connected in the digital core. |
| [2] | stage2_even | Selects the symmetry of the stage 2 oversampling filter. |
| | | 1'b0: Uses a sine symmetric filter (27 coefficients) (default) |
| | | 1/b1: Uses a cosine symmetric filter (28 coefficients) |
| [1] | prog_we | Enables writing to the programmable coefficient RAM. |
| | | • 1'b0: Disables write signal to the coefficient RAM (default) |
| | | 1'b1: Enables write signal to the coefficient RAM |
| [0] | prog_en | Enables the custom oversampling filter coefficients. |
| | | 1'b0: Uses a built-in filter selected by filter_shape (default) |
| | | 1'b1: Uses the coefficients programmed via prog_coeff_data |



Register 45: Low Power and Auto Calibration

| Bits | [7] | [6] | [5] | [4] | [3:1] | [0] |
|----------|----------|----------|----------|-------------|----------|-----------|
| Mnemonic | reserved | reserved | calib_en | calib_latch | reserved | bias_ctrl |
| Default | 1'b0 | 1'b0 | 1'b0 | 1'b0 | 3'b010 | 1'b0 |

| Bit | Mnemonic | Description |
|-------|-------------|---|
| [7] | reserved | |
| [6] | reserved | |
| [5] | calib_en | Enables master trim calibration via the ADC input. |
| | | 1'b0: Disables master trim auto calibration (default) |
| | | 1'b1: Enables master trim auto calibration |
| [4] | calib_latch | Continues updating the calibration routine while set to 1'b1. |
| [3:1] | reserved | |
| [0] | bias ctrl | Sets the state of the BIAS pin |

wille set to 1'b1.

Pannoal

Contidential



Register 46: ADC Configuration

| Bits | [7] | [6] | [5:4] | [3] | [2] | [1] | [0] |
|----------|----------|-----------|---------|----------|-------------|----------|---------|
| Mnemonic | reserved | adc_order | adc_clk | reserved | adc_ditherb | reserved | adc_pdb |
| Default | 1'b0 | 1'b0 | 2'b00 | 1'b0 | 1'b0 | 1'b0 | 1'b0 |

| Bit | Mnemonic | Description |
|-------|-------------|---|
| [7] | reserved | |
| [6] | adc_order | Selects whether the ADC uses a first order modulator or a second order modulator in the analog section. • 1'b0: uses a first order modulator providing the best performance (default) |
| | | 1'b1: uses a second order modulator (recommended for better performance) |
| [5:4] | adc_clk | Sets the clock dividing ratio for the ADC analog section. This also affects the decimation filter stages. • 2'd0: ADC_CLK = CLK • 2'd1: ADC_CLK = CLK/2 • 2'd2: ADC_CLK = CLK/4 • 2'd3: ADC_CLK = CLK/8 |
| [3] | reserved | |
| [2] | adc_ditherb | Allows the ADC dither to be disabled on a per ADC basis. 1'b0: uses TPDF shaped dither providing the best performance (default) 1'b1: disabled dither |
| [1] | reserved | · (A) |
| [0] | adc_pdb | Shuts down the ADC. Note: GPIO must be configured as ADC input for the ADC to function correctly. 1'b0: shuts down the ADC (default) 1'b1: enables the ADC analog stage |



Register 47-52: ADC Filter Configuration

The Sabre contains two decimation filters for filtering the ADC data. These filters are configurable via the ADC filter configuration registers. They are set as a low pass filter by default.

Register 47-48: ADC Filter Configuration (ftr_scale)

| Bits | [15:0] |
|----------|---------------|
| Mnemonic | adc_ftr_scale |
| Default | 16'd992 |

Register 49-50: ADC Filter Configuration (fbq_scale)

| Bits | [15:0] |
|----------|----------------|
| Mnemonic | adc_fbq_scale1 |
| Default | 16'd1024 |

Register 51-52: ADC Filter Configuration (fbq_scale)

| U | | U | , . | | |
|----------|----------------|---|------------|----|--|
| Bits | [15:0] | | | 10 | |
| Mnemonic | adc_fbq_scale2 | | | N | |
| Default | 16'd1024 | | | | |

Register 53-54: Reserved

| Bits | [15:12] | M1·01 |
|----------|----------|----------|
| Mnemonic | reserved | reserved |
| Default | 4'd0 | 12 d3866 |

| Bit | Mnemonic | Description | 4 | |
|--------|----------|-------------|------------|--|
| [15:0] | reserved | | \sum_{i} | |



Register 64 (Read-Only): Chip ID and Status

| Bits | [7:2] | [1] | [0] | |
|----------|-------------|-----------------|-------------|--|
| Mnemonic | chip_id | automute_status | lock_status | |
| Default | 6'b01110000 | 1'b0 | 1'b0 | |

| D.1 | N4 | Describer. |
|-------|-----------------|--|
| Bit | Mnemonic | Description |
| [7:2] | chip_id | Determines the chip identification. |
| [1] | automute_status | Indicator for when automute has become active. |
| | | 1'b0: Automute condition is inactive. |
| | | 1'b1: Automute condition has been flagged and is active. |
| [0] | lock_status | Indicator for when the DPLL is locked (when in slave mode) or 1'b1 |
| | | when the Sabre is the master. |
| | | 1'b0: DPLL is not locked to the incoming audio sample rate |
| | | (which could mean that no audio input is present, the lock has |
| | | not completed, or the Sabre is unable to lock due to clock |
| | | jitter or drift). |
| | | 1'b1: DPLL is locked to the incoming audio sample rate, or |
| | | the Sabre is in master mode, 128*fs mode or NCO mode |
| | | |
| | | |
| | | \sim 0.0 |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | 70, |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | Confidential |
| | | |
| | | |
| | | |
| | | |
| | | |



Register 65 (Read-Only): GPIO Readback

| Bits | [7:2] | [1] | [0] |
|----------|----------|-------|-------|
| Mnemonic | reserved | gpio2 | gpio1 |
| Default | 6'd0 | 1'b0 | 1'b0 |

| Bit | Mnemonic | Description |
|------|----------|--------------------------------------|
| 7:2] | reserved | Hard coded to 6'd0. |
| [1] | gpio2 | Contains the state of the GPIO2 pin. |
| [0] | gpio1 | Contains the state of the GPIO1 pin. |

Register 66-69 (Read-Only): DPLL Number

| Bits | [31:0] | |
|----------|----------|--|
| Mnemonic | dpll_num | |
| Default | 32'd0 | |

| Bit | Mnemonic | Description |
|--------|----------|--|
| [31:0] | dpll_num | Contains the ratio between the MCLK and the audio clock rate once the DPLL has acquired lock. This value is latched on reading the LSB, so register 66 must be read first to acquire the latest DPLL value. The value is latched on LSB because the DPLL number can be changing as the I2C transactions are performed. |
| | | $FSR = \frac{(\text{dpll_num} * MCLK)}{2^{32}}$ |
| | | Confidence |



Register 70-93 (Read-Only): SPDIF Channel Status/User Status

| Bits | [191:0] |
|----------|--------------|
| Mnemonic | spdif_status |
| Default | 192'd0 |

| Bit | Mnemonic | Description |
|---------|--------------|--|
| [191:0] | spdif_status | Contains either the SPDIF channel status (table shown below) or the SPDIF user bits. This selection can be made via register 1 (spdif_load_user_bits). |

Confidential. Pawpaw



| | | | SPDIF CHA | NNEL STATUS | Consumer config | uration | | |
|-------------------|---|---|--|-------------|---|--------------------------------|-------------------|---|
| Address Offset | [7] | [6] | [5] | [4] | [3] | [2] | [1] | [0] |
| 0 | Reserved | Reserved | 0:2Channel 1:4Channel | Reserved | 0:No-Preemph 1:Preemph | 0:CopyRight 1:Non-CopyRight | 0:Audio 1:Data | 0:Consumer 1:Professional |
| 1 | 0x05:Music 0x06:Prese 0x08:Solid 0x16:Futur 0x19:DVD 0x40:Exper | eral r-Optical Converter letic al Broadcast cal Instrumer ent A/D Conve State Memo e A/D Conve rimental | verter ry | | | | | |
| 2 | Channel Now Ox0: Don't Ox1: A (Lef Ox2: B (Rig Ox3: C Ox4: D Ox5: E Ox6: F Ox7: G Ox8: H Ox9: I OxA: J OxB: K OxC: L OxD: M OxE: N OxF: O | Care t) | | | Source Number 0x0:Don't Care 0x1: 1 0x2: 2 0x3: 3 0x4: 4 0x5: 5 0x6: 6 0x7: G 0x8: 8 0x9: 9 0xA: 10 0xB: 11 0xC: 12 0xD: 13 0xE: 14 0xF: 15 | 16.0 | | |
| 3 | Reserved | Reserved | Clock Accuracy 0x0:Level 2 ±10 0x1:Level 1 ±50 0x2:Level 3 vari | ppm | Sample Freque 0x0: 44.1k 0x2: 48k 0x3: 32k 0x4: 22.05k 0x6: 24k 0x8: 88.2k 0xA: 96k 0xC: 176.4k 0xE: 192k | ncy | | |
| 4 | Reserved | Reserved | Reserved | Reserved | Word Length: | ze=0 If Word Field Sed | | Word Field Size 0:Max 20bits 1:Max 24bits |
| 5-23 | Reserved | | | | 101 - 21010 | 101 - 20010 | | L |



| | | SI | PDIF CHANNEL ST | ATUS – P | rofessiona | al configuration | | |
|-------------------|--|--|---|-----------|--------------|------------------------|--|--------------------------------------|
| Address Offset | [7] | [6] | [5] | [4] | [3] | [2] | [1] | [0] |
| 0 | sampling frequency: 00: not indicated (or see 4) 10: 48 kHz 01: 44.1 kHz 11: 32 kHz | lock: 0: locked 1: unlocked | 0: locked 000: Emphasis not indicated | | | 0:Audio 1:Non-audio | 0:Consumer 1:Professional | |
| 1 | User bit management: 0000: no indication 1000: 192-bit block as channel status 0100: As defined in AES18 1100: user-defined 0101: As in IEC60958-3 (consumer) 0101: As in IEC60958-3 (consumer) Channel mode: 0000: not indicated (default to 2 ch) 1000: 2 channel 0100: 1 channel (monophonic) 1100: primary / secondary 0010: stereo 1010: reserved for user applications 0110: reserved for user applications 1110: SCDSR (see byte 3 for ID) 0001: SCDSR (stereo left) 1001: SCDSR (stereo right) | | | | | | | |
| 2 | 1111: Multichannel (see byte 3 for ID) alignment level: Source Word Length: If max = 24bits 10: -20dB FS 100=Not indicated 100=Not indicated 100 = 23bits 100 = 19bits 100 = 19bits 100 = 19bits 110 = 17bits 100 = 20bits 100 = 20bits 100 = 16bits 1001 = 16bits 1101 = 17bits 1001 = 16bits 1101 = 17bits 1101 = 1 | | | | | | 24 bits | |
| 3 | Channel identification: if bit 7 = 0 then channel if if bit 7 = 1 then bits 4–6 of | | | | f bits 0-6 (| | channel number | within that mode |
| 4 | fs scaling: 0: no scaling 1: apply factor of 1 / 1.001 to value | Samp 0000 0001 0010 1001 1011 0011 | ble frequency (fs): : not indicated : 24kHz : 96kHz : 22.05kHz : 88.2kHz : 176.4kHz : 192kHz : User defined | | | Reserved | DARS (Digital a signal): 00: not a DARS 01: DARS grad 10: DARS grad 11: Reserved | audio reference s e 2 (±10ppm) |
| 5 | Reserved | | . Oser defined | | | | | |
| 6-9 | alphanumerical channel | origin: | four-character label | using 7-b | it ASCII wi | ith no parity. Bits | 55, 63, 71, 79 = | 0. |
| 10-13 | alphanumerical channel destination: four-character label using 7-bit ASCII with no parity. Bits 87, 95, 103, 111 = 0. | | | | | | | |
| 14-17 | local sample address code: 32-bit binary number representing the sample count of the first sample of the channel status block. | | | | | | | |
| 18-21 | time of day code: 32-bit binary number representing time of source encoding in samples since midnight | | | | | | | |
| 22 | reliability flags 0: data in byte range is reliable 1: data in byte range is unreliable | | | | | | | |
| 23 | CRCC 00000000: not implement X: error check code for b | | 83 | | | | | |



Register 94 (Read-Only): Reserved

| Bits | [7:0] |
|----------|----------|
| Mnemonic | reserved |
| Default | 8'd0 |

| Bit | Mnemonic | Description |
|-------|----------|-------------|
| [7:0] | Reserved | |

Register 95 (Read-Only): Reserved

| _ | • | |
|----------|----------|---|
| Bits | [7:0] | |
| Mnemonic | reserved | |
| Default | 8'd0 | 1 |

| MILICITIO | | CSCIVEU | |
|-----------|------|---------|----------------|
| Default | 8 | 3'd0 | |
| | | | |
| Bit | Mne | monic | Description |
| [7:0] | Rese | erved | 10 |
| [] | 1 | | . 11 |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | c.oriideniila. |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

47



Register 96 (Read-Only): Input Selection and Automute Status

| Bits | [7:6] | [5:4] | [3] | [2] | [1] | [0] |
|----------|----------|----------|-----------|-------------|------------|------------|
| Mnemonic | Reserved | reserved | dop_valid | spdif_valid | i2s_select | dsd_select |
| Default | 2'b00 | 2'b00 | 1'b0 | 1'b0 | 1'b0 | 1'b0 |

| Bit | Mnemonic | Description |
|-------|-------------|---|
| [7:6] | reserved | |
| [5:4] | reserved | |
| [3] | dop_valid | Contains the status of the DoP decoder. 1'b0: The DoP decoder has not detected a valid DoP signal. 1'b1: The DoP decoder has detected a valid DoP signal on the I2S input. |
| [2] | spdif_valid | Contains the status of the SPDIF decoder. 1'b0: The SPDIF decoder has not found a valid SPDIF signal. 1'b1: The SPDIF decoder has detected a valid SPDIF signal. |
| [1] | i2s_select | Contains the status of the I2S decoder. 1'b0: The I2S decoder has not found a valid frame clock or bit clock. 1'b1: The I2S decoder has detected a valid frame clock and bit clock arrangement. |
| [0] | dsd_select | Contains the status of the DSD decoder. 1'b0: The DSD decoder is not being used. 1'b1: The DSD decoder is being used as a fallback option if I2S has failed to decode their respective input signals. |

Register 97-99 (Read-Only): Reserved


Register 100-102 (Read-Only): ADC Readback

| Bits | [23:0] | X | |
|----------|---------|---|--|
| Mnemonic | adc_ch1 | | |
| Default | 24'd0 | | |

| Bit | Mnemonic | De | cript <mark>i</mark> on |
|--------|----------|-----|--|
| [23:0] | adc_ch1 | As | gned 24-bit number for ADC channel 1. This value is latched on the |
| | | rea | ding of the LSBs (register 100). |



RECOMMENDED POWER-UP SEQUENCE





ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | | | |
|--|---------------------------|--|--|--|
| Positive Supply Voltage (VCCA, AVCC_L, AVCC_R, DVCC) | +4.7V with respect to GND | | | |
| Positive Supply Voltage (DVDD) | +1.8V with respect to GND | | | |
| Output Voltage Range (DACL, DACR, DACLB, DACRB) | GND < Vout < AVCC_L/R | | | |
| Storage Temperature Range | –65°C to +150°C | | | |
| Operating Junction Temperature | +125°C | | | |
| Voltage range for Digital Input Pins (non 5V tolerant) | -0.3V to DVCC+ 0.3V | | | |
| Voltage range for Digital Input Pins (5V tolerant) | -0.3V to +5.3V | | | |
| ESD Protection | | | | |
| Human Body Model (HBM) | 2000V | | | |
| Charged Device Model (CDM) | 500V | | | |

WARNING: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

WARNING: Electrostatic Discharge (ESD) can damage this device. Proper procedures must be followed to avoid ESD when handling this device.

RECOMMENDED OPERATING CONDITIONS

| PARAMETER | SYMBOL | CONDITIONS | |
|-----------------------|----------------|----------------|--|
| Operating temperature | T _A | -20°C to +70°C | |

| | | | Nominal current / | power consumption | |
|----------------------------|------------------|-----------------|-------------------------|---------------------------|--|
| Power Supply | Symbol | Voltage | Normal Mode (Note 1) | Standby Mode (Notes 2) | |
| Analog core | VCCA | +3.3V ±5% | 2 mA | | |
| Analog power | AVCC_L AVCC_R | +3.3V ±5% | 6 mA | 900 uA | |
| Internal digital core | DVDD | +1.2V (typical) | Internall | y supplied | |
| Low-power / 1.8V logic sys | stem | | | | |
| Digital power | DVCC | +1.8V ±5% | 7 mA | 4 uA | |
| Total power | | DVCC=1.8V | 40 mW | 1.3 mW | |
| General purpose / 3.3V log | gic system | | | | |
| Digital power | DVCC | +3.3V ±5% | 8 mA | 1.2 mA | |
| Total power | | DVCC=3.3V | 53 mW | 5 mW | |

Notes

DC ELECTRICAL CHARACTERISTICS


| Symbol | Parameter | Minimum | Maximum | Unit | Comments |
|--------|---------------------------|----------------|---------|------|-------------|
| VIH | High-level input voltage | DVCC / 2 + 0.4 | | V | |
| VIL | Low-level input voltage | | 0.4 | V | |
| VOH | High-level output voltage | DVCC - 0.2 | | V | IOH = 100μA |
| VOL | Low-level output voltage | | 0.2 | V | IOL = 100μA |

¹⁾ fs = 44.1kHz, XI = 38MHz, MCLK=9.5MHz, 0dB 1kHz output, 12S input, output unloaded, internal DVDD, all external supply voltages at nominal center values

²⁾ Measured with RESETB held low, XI and I2S interface held low




XI Timing



| Parameter | Symbol | Min | Max | Unit | |
|---|------------------|-------|-------|------|-----|
| XI pulse width high | T _{MCH} | 4.5 | | ns | |
| XI pulse width low | T _{MCL} | 4.5 | | ns | |
| XI cycle time | T _{MCY} | 10 | | ns | ~0 |
| XI duty cycle | | 45:55 | 55:45 | | (O) |
| udio Interface Timing t _{DCY} | | | | | |

Audio Interface Timing



| Parameter | Symbol | Min | Max | Unit |
|--|------------------|-------|-------|------|
| DATA_CLK pulse width high | tосн | 4.5 | | ns |
| DATA_CLK pulse width low | tDCL | 4.5 | | ns |
| DATA_CLK cycle time | t _{DCY} | 10 | | ns |
| DATA_CLK duty cycle | | 45:55 | 55:45 | |
| DATA set-up time to DATA_CLK rising edge | t _{DS} | 4.1 | | ns |
| DATA hold time to DATA_CLK rising edge | t _{DH} | 2 | | ns |

Notes:

- Audio data on DATA[2:1] are sampled at the rising edges of DATA_CLK and must satisfy the setup and hold time requirements relative to the rising edge of DATA_CLK
- For DSD Phase mode (Native DSD Format), the normal data (D0, D1, D2... in) must satisfy the setup and hold time requirements relative to the rising edge of DATA_CLK. The complimentary data ($\overline{D0}$, $\overline{D1}$, etc.) will be ignored.



ANALOG PERFORMANCE

Test Conditions (unless otherwise stated)

- 1. $T_A = 25^{\circ}\text{C}$, AVCC = VCCA = DVCC = +3.3V, internal DVDD with 4.7 μ F $\pm 20\%$ decoupling, fs = 44.1kHz, MCLK = 27MHz & 32-bit data
- 2. SNR/DNR: A-weighted over 20Hz-20kHz in averaging mode THD+N: un-weighted over 20Hz-20kHz bandwidth


| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--|----------------------------|---|----------------------------|-------|
| Resolution | | | 32 | | Bits |
| XI Frequency | | | | 100M | Hz |
| MCLK (PCM normal mode) | Custom FIR mode Asynchronous mode Synchronous mode | 256FSR 192FSR 128FSR | | | |
| MCLK (PCM OSF bypass mode) | Asynchronous mode Synchronous mode | 24FSR 16FSR | 7 | $\frac{XI}{2^{clk_gear}}$ | Hz |
| MCLK (DSD mode) | Asynchronous mode Synchronous mode | 3FSR 2FSR | | Z | |
| MCLK (SPDIF mode) | | 386FSR | | | |
| FSR (PCM normal mode) | Asynchronous mode Synchronous mode | | | 384k 768k | Hz |
| FSR (PCM OSF bypass mode) | | 0'0 | | 1.536M | Hz |
| FSR (DSD mode) | Asynchronous mode Synchronous mode | Y | | 11.3M 22.6M | Hz |
| FSR (SPDIF mode) | | | | 192k | Hz |
| DYNAMIC PERFORMANCE | | • | | | |
| DNR (differential current mode) | -60dBFS | | 129 | | dB-A |
| THD+N (differential current mode) | 0dBFS | | -120 | | dB |
| ANALOG OUTPUT (per + or - pin of ea | ch differential DAC outpu | ut pair) | | | |
| Output impedance (RDAC) | X | | 774 ± 11% | | Ω |
| Voltage mode output range (V _{OPP}) | Full-scale out | | 0.906 x AVCC | | Vp-p |
| Voltage mode output offset (Vocm) | Bipolar zero out | | AVCC / 2 | | V |
| Current mode output range | Full-scale out | | 1000 x Vopp / Rdac | | mAp-p |
| Current mode output offset | Bipolar zero out to virtual ground at voltage V _G (V) | | 1000 x (V _{OPP} - V _G) / R _{DAC} | | mA |
| Digital Filter Performance | | | | | |
| De-emphasis error | | | | ±0.2 | dB |
| Mute Attenuation | | | -127 | | dB |




| PARAMETER | (| CONDITIONS | MIN | TYP | MAX | UNIT |
|---|------|------------------|------------|-----------|------------|------|
| PCM Filter Characteristics (Linear Pha | se F | ast Roll Off) | • | • | • | |
| Danahard | 1 | -0.002dB | | | 0.453 x fs | Hz |
| Pass band | - | -3dB | | | 0.484 x fs | Hz |
| Stop band | | : –120dB | 0.55 x fs | | | Hz |
| Group Delay | | | | 35 / fs | | S |
| PCM Filter Characteristics (Linear Pha | se S | low Roll Off) | | | | |
| Pass band | 1 | -0.01dB | | | 0.357 x fs | Hz |
| Pass band | - | -3dB | | | 0.450 x fs | Hz |
| Stop band | < | c –82dB | 0.639 x fs | | | Hz |
| Group Delay | | | | 8.75 / fs | | S |
| PCM Filter Characteristics (Minimum P | hase | Fast Roll Off) | | | | |
| Pass band | Ⅎ | -0.005dB | | | 0.453 x fs | Hz |
| r ass ballu | _ | -3dB | | ~0 | 0.491 x fs | Hz |
| Stop band | < | <-100dB | 0.547 x fs | Q | | Hz |
| Group Delay | | | | 5.4 / fs | | s |
| PCM Filter Characteristics (Minimum P | hase | e Slow Roll Off) | | | | |
| Pass band | 1 | -0.015dB | | | 0.363 x fs | Hz |
| | _ | -3dB | | | 0.435 x fs | Hz |
| Stop band | < | : -97dB | 0.634 x fs | | | Hz |
| Group Delay | | . (1) | | 3.5 / fs | | s |
| PCM Filter Characteristics (Apodizing | Fast | Roll Off) | | | | |
| Pass band | 4 | -0.075dB | | | 0.409 x fs | Hz |
| r ass ballu | | -3dB | | | 0.461 x fs | Hz |
| Stop band | | -80dB | 0.5 x fs | | | Hz |
| Group Delay | | -100dB | 0.66 x fs | 35 / fs | | s |
| PCM Filter Characteristics (Hybrid Fas | t Po | I Off) | | 33 / 15 | | 5 |
| Tom Titler Characteristics (Hybrid Las | | 0.01dB | | | 0.404 x fs | Hz |
| Pass band | I | -3dB | | | 0.430 x fs | Hz |
| | | -34.5dB | 0.504 x fs | | 0.430 x 15 | |
| Stop band | | < -106dB | 0.513 x fs | | | Hz |
| Group Delay | | | | 18.5 / fs | | S |
| PCM Filter Characteristics (Brick Wall) | | | | | | |
| Pass band | 1 | -0.015dB | | | 0.435 x fs | Hz |
| rass Daliu | - | -3dB | | | 0.451 x fs | Hz |
| Stop band | < | : -100dB | 0.5 x fs | | | Hz |
| Group Delay | | | | 35 / fs | | S |





PCM DE-EMPHASIS FILTER RESPONSE (32kHz)







PCM DE-EMPHASIS FILTER RESPONSE (44.1kHz)






PCM DE-EMPHASIS FILTER RESPONSE (48kHz)








PCM FILTER FREQUENCY RESPONSE











PCM FILTER IMPULSE RESPONSE










DSD FILTER RESPONSE




-Jen (HZ)




30-Pin QFN Mechanical Dimensions






Lead finish : NiPdAu



| COMMON DIMENSIONS(MM) | | | | | | | |
|-----------------------|----------|------------------|------|--|--|--|--|
| PKG. | W: | W:VERY VERY THIN | | | | | |
| REF. | MIN. | N□M. | MAX | | | | |
| A | 0.70 | 0.75 | 0.80 | | | | |
| A1 | 0.00 | _ | 0.05 | | | | |
| A 3 | 0.2 REF. | | | | | | |
| D | 4.95 | 5.00 | 5.05 | | | | |
| Ε | 2.95 | 3.00 | 3.05 | | | | |
| b | 0.15 | 0.20 | 0.25 | | | | |
| L | 0.25 | 0.35 | 0.45 | | | | |
| D2 | 3.75 | 3.80 | 3.85 | | | | |
| E2 | 1.75 | 1.80 | 1.85 | | | | |
| е | 0.40 BSC | | | | | | |



ES9038Q2M Marking Specification





Reflow Process Considerations

For lead-free soldering, the characterization and optimization of the reflow process is the most important factor you need to consider.


The lead-free alloy solder has a melting point of 217°C. This alloy requires a minimum reflow temperature of 235°C to ensure good wetting. The maximum reflow temperature is in the 245°C to 260°C range, depending on the package size (*Table RPC-2*). This narrows the process window for lead-free soldering to 10°C to 20°C.

The increase in peak reflow temperature in combination with the narrow process window makes the development of an optimal reflow profile a critical factor for ensuring a successful lead-free assembly process. The major factors contributing to the development of an optimal thermal profile are the size and weight of the assembly, the density of the components, the mix of large and small components, and the paste chemistry being used.

Reflow profiling needs to be performed by attaching calibrated thermocouples well adhered to the device as well as other critical locations on the board to ensure that all components are heated to temperatures above the minimum reflow temperatures and that smaller components do not exceed the maximum temperature limits (*Table RPC-2*).

To ensure that all packages can be successfully and reliably assembled, the reflow profiles studied and recommended by ESS are based on the JEDEC/IPC standard J-STD-020 revision D.1.

Figure RPC-1. IR/Convection Reflow Profile (IPC/JEDEC J-STD-020D.1)



Note: Reflow is allowed 3 times. Caution must be taken to ensure time between re-flow runs does not exceed the allowed time by the moisture sensitivity label. If the time elapsed between the re-flows exceeds the moisture sensitivity time bake the board according to the moisture sensitivity label instructions.

Manual Soldering:

Allowed up to 2 times with maximum temperature of 350 degrees no longer than 3 seconds.



Table RPC-1 Classification reflow profile

| Profile Feature | Pb-Free Assembly | | |
|--|---|--|--|
| Preheat/Soak | | | |
| Temperature Min (Tsmin) | 150°C | | |
| Temperature Max (Tsmax) | 200°C | | |
| Time (ts) from (Tsmin to Tsmax) | 60-120 seconds | | |
| Ramp-up rate (TL to Tp) | 3°C / second max. | | |
| Liquidous temperature (TL) | 217°C | | |
| Time (tL) maintained above TL | 60-150 seconds | | |
| Peak package body temperature (Tp) | For users Tp must not exceed the classification temp in Table RPC-2. For suppliers Tp must equal or exceed the Classification temp in Table RPC-2. | | |
| Time (tp)* within 5°C of the specified classification temperature (Tc), see Figure RPC-1 | 30* seconds | | |
| Ramp-down rate (Tp to TL) | 6°C / second max. | | |
| Time 25°C to peak temperature | 8 minutes max. | | |
| * Tolerance for peak profile temperature (Tp) is defined as a supplier minimum and a user maximum. | | | |

Note 1: All temperatures refer to the center of the package, measured on the package body surface that is facing up during assembly reflow (e.g., live-bug). If parts are reflowed in other than the normal live-bug assembly reflow orientation (i.e., dead-bug), Tp shall be within ±2°C of the live-bug Tp and still meet the Tc requirements, otherwise, the profile shall be adjusted to achieve the latter. To accurately measure actual peak package body temperatures refer to JEP140 for recommended thermocouple use.

Note 2: Reflow profiles in this document are for classification/preconditioning and are not meant to specify board assembly profiles. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed the parameters in Table RPC-1. For example, if Tc is 260°C and time to is 30 seconds, this means the following for the supplier and the user. For a supplier: The peak temperature must be at least 260°C. The time above 255°C must be at least 30 seconds. For a user: The peak temperature must not exceed 260°C. The time above 255°C must not exceed 30 seconds.

Note 3: All components in the test load shall meet the classification profile requirements.

Table RPC-2 Pb-Free Process – Classification Temperatures (Tc)

| Package Thickness | Volume mm3, <350 | Volume mm3, 350 to 2000 | Volume mm3, >2000 |
|-------------------|------------------|-------------------------|-------------------|
| <1.6 mm | 260°C | 260°C | 260°C |
| 1.6 mm – 2.5 mm | 260°C | 250°C | 245°C |
| >2.5 mm | 250°C | 245°C | 245°C |

Note 1: At the discretion of the device manufacturer, but not the board assembler/user, the maximum peak package body temperature (Tp) can exceed the values specified in Table RPC-2. The use of a higher Tp does not change the classification temperature (Tc).

Note 2: Package volume excludes external terminals (e.g., balls, bumps, lands, leads) and/or non-integral heat sinks.

Note 3: The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages may still exist.



ORDERING INFORMATION

| Part Number | Description | Package |
|-------------|---|------------|
| ES9038Q2M | Sabre ³² Reference 32-Bit, 2-Channel, Mobile Audio DAC | 30-pin QFN |

The letter Q identifies the package type QFN

Revision History

| Rev. | Date | Notes | | | |
|------|--------------------|---|--|--|--|
| 0.1 | April 21, 2016 | Initial Release | | | |
| 0.2 | April 26, 2016 | orrect package drawing | | | |
| 0.3 | May 5, 2016 | Update chip and system block diagrams Update master mode diagram Update power up sequence diagram | | | |
| 0.4 | June 14, 2016 | Correct master_div ratios Update automute description Update 128fs mode description Update relationship among XI, MCLK and Clock Gearing Clarify I2C does not support multibyte read Update Analog Performance table Update dpll_num description Update charge pump clock description Update lock_speed description Update volume ramp rate Update part number in header and block diagrams | | | |
| 0.5 | July 18, 2016 | General updates Update functional description Update I2C hold time Update Analog Performance table Update power consumption | | | |
| 0.6 | August 4, 2016 | Add headphone control description Change hyperlink color General update | | | |
| 0.61 | August 10. 2016 | Update power consumption | | | |
| 0.62 | September 20, 2016 | Update power consumption | | | |

ESS IC's are not intended, authorized, or warranted for use as components in military applications, medical devices or life support systems. ESS assumes no liability whatsoever and disclaims any expressed, implied or statutory warranty for use of ESS IC's in such unsuitable applications.

No part of this publication may be reproduced, stored in a retrieval system, transmitted, or translated in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without the prior written permission of ESS Technology, Inc. ESS Technology, Inc. makes no representations or warranties regarding the content of this document. All specifications are subject to change without prior notice. ESS Technology, Inc. assumes no responsibility for any errors contained herein. U.S. patents pending.