





General Description):

FIR4N70FG the silicon N-channel Enhanced VDMOSFETs, is obtained by the self-aligned planar Technology which reduce the conduction loss, improve switching performance and enhance the avalanche energy. The transistor can be used in various power switching circuit for system miniaturization and higher efficiency. The package form is TO-220F, which accords with the RoHS standard.

PIN Connection TO-220F



Schematic diagram



Marking Diagram



- Y = Year
- A = Assembly Location
- WW = Work Week
- FIR4N70F = Specific Device Code



Features

- I Fast Switching
- I Low ON Resistance($R_{dson} \leq 3.0$)
- I Low Gate Charge (Typical Data:12.7nC)
- I Low Reverse transfer capacitances(Typical:2
- I 100% Single Pulse avalanche energy Test

Applications:

Power switch circuit of adaptor and charger.

Absolute (Tc= 25°C unless otherwise specified):

Symbol	Parameter	Rating	Units
V_{DSS}	Drain-to-Source Voltage	700	V
I_D	Continuous Drain Current	4	A
	Continuous Drain Current $T_C = 100^\circ C$	2.5	A
I_{DM}^{a1}	Pulsed Drain Current	28	A
V_{GS}	Gate-to-Source Voltage	± 30	V
E_{AS}^{a2}	Single Pulse Avalanche Energy	196	mJ
dv/dt^{a3}	Peak Diode Recovery dv/dt	5.0	V/ns
P_D	Power Dissipation	30	W
	Derating Factor above 25°C	0.6	W/°C
T_J, T_{stg}	Operating Junction and Storage Temperature Range	150, -55 to 150	°C
T_L	Maximum Temperature for Soldering	300	°C



Electrical Characteristics (Tc= 25°C unless otherwise specified):

OFF Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
V _{DSS}	Drain to Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	700	--	--	V
ΔBV _{DSS} /ΔT _J	Bvdss Temperature Coefficient	I _D =250uA,Reference25°C	--	0.7	--	V/
I _{DSS}	Drain to Source Leakage Current	V _{DS} =700V, V _{GS} = 0V, T _a = 25°C	--	--	1	μA
		V _{DS} =560V, V _{GS} = 0V, T _a = 125°C	--	--	100	μA
I _{GSS(F)}	Gate to Source Forward Leakage	V _{GS} =+30V	--	--	100	nA
I _{GSS(R)}	Gate to Source Reverse Leakage	V _{GS} =-30V	--	--	-100	nA

ON Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
R _{DS(ON)}	Drain-to-Source On-Resistance	V _{GS} =10V,I _D =2A	--	2.55	3.0	Ω
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250μA	2.0	--	4.0	V
Pulse width tp ≤ 300μs, δ ≤ 2%						

Dynamic Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
g _{fs}	Forward Transconductance	V _{DS} =15V, I _D =2A	--	3.7	--	S
C _{iss}	Input Capacitance	V _{GS} = 0V V _{DS} = 25V f = 1.0MHz	--	606	--	pF
C _{oss}	Output Capacitance		--	48	--	
C _{rss}	Reverse Transfer Capacitance		--	2.7	--	

Resistive Switching Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
t _{d(ON)}	Turn-on Delay Time	I _D =4A V _{DD} = 350V R _G =10	--	14	--	ns
t _r	Rise Time		--	15	--	
t _{d(OFF)}	Turn-Off Delay Time		--	30	--	
t _f	Fall Time		--	9	--	
Q _g	Total Gate Charge	I _D =4A V _{DD} =560V V _{GS} = 10V	--	12.7	--	nC
Q _{gs}	Gate to Source Charge		--	3.0	--	
Q _{gd}	Gate to Drain ("Miller")Charge		--	5.1	--	



Source-Drain Diode Characteristics						
Symbol	Parameter	Test Conditions	Rating			Units
			Min.	Typ.	Max.	
I_S	Continuous Source Current (Body Diode)		--	--	4	A
I_{SM}	Maximum Pulsed Current (Body Diode)		--	--	16	A
V_{SD}	Diode Forward Voltage	$I_S=4A, V_{GS}=0V$	--	--	1.5	V
t_{rr}	Reverse Recovery Time	$I_S=4A, T_J = 25^\circ C$ $dI_F/dt=100A/us,$ $V_{GS}=0V$	--	325.3	--	ns
Q_{rr}	Reverse Recovery Charge		--	1470	--	nC
I_{RRM}	Reverse Recovery Current		--	9.0	--	A
Pulse width $t_p \leq 300\mu s, \delta \leq 2\%$						

Symbol	Parameter	Max.	Units
$R_{\theta JC}$	Junction-to-Case	4.16	$^\circ C/W$
$R_{\theta JA}$	Junction-to-Ambient	120	$^\circ C/W$

^{a1}: Repetitive rating; pulse width limited by maximum junction temperature

^{a2}: $L=10mH, I_D=6.3A, \text{Start } T_J=25^\circ C$

^{a3}: $I_{SD}=4A, di/dt \leq 100A/us, V_{DD} \leq BV_{DS}, \text{Start } T_J=25^\circ C$

Characteristics Curve:




Figure 1 Maximum Forward Bias Safe Operating Area




Figure 2 Maximum Power dissipation vs Case Temperature




Figure 3 Maximum Continuous Drain Current vs Case Temperature




Figure 4 Typical Output Characteristics




Figure 5 Maximum Effective Thermal Impedance , Junction to Case




Figure 6 Typical Transfer Characteristics




Figure 7 Typical Body Diode Transfer Characteristics




Figure 8 Typical Drain to Source ON Resistance vs Drain Current




Figure 9 Typical Drain to Source on Resistance vs Junction Temperature




Figure 10 Typical Theshold Voltage vs Junction Temperature




Figure 11 Typical Breakdown Voltage vs Junction Temperature




Figure 12 Typical Capacitance vs Drain to Source Voltage




Figure 13 Typical Gate Charge vs Gate to Source Voltage

Test Circuit and Waveform




Figure 14. Gate Charge Test Circuit




Figure 15. Gate Charge Waveforms




Figure 16. Resistive Switching Test Circuit




Figure 17. Resistive Switching Waveforms




Figure 18. Diode Reverse Recovery Test Circuit




Figure 19. Diode Reverse Recovery Waveform




Figure 20. Unclamped Inductive Switching Test Circuit





Figure 21. Unclamped Inductive Switching Waveform

Package Dimension

TO-220F

Unit: mm



COMMON DIMENSIONS
(UNITS OF MEASURE=MILLIMETER)

SYMBOL	MIN	NOM	MAX
A	4.50	4.70	4.90
A1	2.34	2.54	2.74
A2	0.70 REF		
A3	2.56	2.76	2.96
b	0.70	0.80	0.90
b1	1.17	1.2	1.25
b2	1.17	1.2	1.25
c	0.45	0.50	0.60
D	15.67	15.87	16.07
D1	15.55	15.75	15.95
D2	10.0	10.2	10.4
E	9.96	10.16	10.36
e	2.54BSC		
H1	6.48	6.68	6.88
L	12.68	12.98	13.28
L1	-	-	3.50
L2	6.50REF		
phi P	3.08	3.18	3.28
Q	3.20	3.30	3.40
theta 1	1°	3°	5°
A4	0.53	0.56	0.59



Declaration

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice! Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

ATTACHMENT

Revision History

Date	REV	Description	Page
2018.01.01	1.0	Initial release	