



N-Channel Enhancement Mode Power Mosfet

## Description

The FIR80N075ANG uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. This device is suitable for use in PWM, load switching and general purpose applications.



## General Features

- $V_{DS} = 75V, I_D = 80A$   
 $R_{DS(ON)} < 8m\Omega @ V_{GS}=10V$  (Typ:  $6.5m\Omega$ )
- Special process technology for high ESD capability
- Special designed for Convertors and power controls
- High density cell design for ultra low  $R_{Dson}$
- Fully characterized Avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation

## Application

- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply

## PIN Connection TO-3P



## Marking Diagram



- Y = Year
- A = Assembly Location
- WW = Work Week
- FIR80N075AN = Specific Device Code

## Package Marking And Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
FIR80N075AN	FIR80N075ANG	TO-3P	-	-	-

## Absolute Maximum Ratings (TA=25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	75	V
Gate-Source Voltage	$V_{GS}$	$\pm 25$	V
Drain Current-Continuous	$I_D$	80	A
Drain Current-Continuous( $T_C=100^\circ C$ )	$I_D(100^\circ C)$	60	A
Pulsed Drain Current	$I_{DM}$	320	A
Maximum Power Dissipation	$P_D$	180	W
Peak diode recovery voltage	dv/dt	30	V/ns
Derating factor		1.2	W/°C
Single pulse avalanche energy (Note 5)	$E_{AS}$	600	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	°C

**Thermal Characteristic**




Thermal Resistance, Junction-to- Case (Note 2)	$R_{\theta jc}$	0.83	$^{\circ}\text{C/W}$
--	-----------------	------	----------------------

**Electrical Characteristics (TA=25°C unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	75	84	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=100V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 25V, V_{DS}=0V$	-	-	$\pm 100$	nA
<b>On Characteristics (Note 3)</b>						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	2	2.85	4	V
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=30A$	-	6.5	8	m $\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=5V, I_D=30A$	-	66	-	S
<b>Dynamic Characteristics (Note4)</b>						
Input Capacitance	$C_{iss}$	$V_{DS}=25V, V_{GS}=0V,$ $F=1.0MHz$	-	4400	-	PF
Output Capacitance	$C_{oss}$		-	340	-	PF
Reverse Transfer Capacitance	$C_{rss}$		-	260	-	PF
<b>Switching Characteristics (Note 4)</b>						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=30V, I_D=2A, R_L=15\Omega$ $V_{GS}=10V, R_G=2.5\Omega$	-	17.8	-	nS
Turn-on Rise Time	$t_r$		-	11.8	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	56	-	nS
Turn-Off Fall Time	$t_f$		-	14.6	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=24V, I_D=40A,$ $V_{GS}=10V$	-	100	-	nC
Gate-Source Charge	$Q_{gs}$		-	20	-	nC
Gate-Drain Charge	$Q_{gd}$		-	30	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	$V_{SD}$	$V_{GS}=0V, I_S=40A$	-	-	1.2	V
Diode Forward Current (Note 2)	$I_S$		-	-	80	A
Reverse Recovery Time	$t_{rr}$	$T_J = 25^{\circ}\text{C}, I_F = 75A$ $di/dt = 100A/\mu s(\text{Note3})$	-	35.6	50	nS
Reverse Recovery Charge	$Q_{rr}$		-	-	56	nC
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. EAS condition:  $T_J=25^{\circ}\text{C}, V_{DD}=50V, V_G=10V, L=0.3mH, I_D=62A$

**Test circuit**
**1) E<sub>AS</sub> test Circuits**

**2) Gate charge test Circuit:**

**3) Switch Time Test Circuit:**


Typical Electrical And Thermal Characteristics(Curves)

Figure1. Safe operating area




Figure2. Source-Drain Diode Forward Voltage




Figure3. Output characteristics




Figure4. Transfer characteristics




Figure5. Static drain-source on resistance




Figure6. R<sub>DS(ON)</sub> vs Junction Temperature




Figure7.  $BV_{DSS}$  vs Junction Temperature




Figure8.  $V_{GS(th)}$  vs Junction Temperature




Figure9. Gate charge waveforms







Figure10. Capacitance



**Package Outline Dimensions**


SYMBOL	MIN	NOM	MAX
A	4.60	4.80	5.00
b	0.80	1.00	1.20
b1	1.80	2.00	2.20
b2	2.80	3.00	3.20
C	0.55	0.60	0.75
C1	1.45	1.50	1.65
D	15.40	15.60	15.80
E	19.70	19.90	20.10
e	5.15	5.45	5.75
L1	3.30	3.50	3.70
L2	19.80	20.00	20.20
P	4.80	5.00	5.20
$\varnothing P1$	3.30	3.40	3.50
$\varnothing P2$	(3.20)		
Q	1.20	1.40	1.60