











## TPS3705-30, TPS3705-33, TPS3705-50, TPS3707-30, TPS3707-50

SLVS184E - NOVEMBER 1998-REVISED JULY 2017

## TPS370x-xx Processor Supervisory Circuits With Power-Fail

#### **Features**

- Power-On Reset Generator With Fixed Delay Time of 200 ms (No External Capacitor Needed)
- Precision Supply Voltage Monitor: 2.5 V, 3 V, 3.3 V, and 5 V
- Pin-for-Pin Compatible With the MAX705 Through MAX708 Series
- Integrated Watchdog Time (TPS3705-xx Only)
- Voltage Monitor for Power-Fail or Low-Battery Warning
- Maximum Supply Current of 50 µA
- 8-Pin MSOP and 8-Pin SOIC Packages
- Temperature Range: -40°C to 85°C

## **Applications**

- Designs Using DSPs, Microcontrollers, or Microprocessors
- Industrial Equipment
- **Programmable Controls**
- **Automotive Systems**
- Portable or Battery Powered Equipment
- Intelligent Instruments
- Wireless Communication Systems
- Notebook or Desktop Computers

## 3 Description

The TPS370x-xx family of microprocessor supplyvoltage supervisors provide circuit initialization and timing supervision, primarily for DSP and processorbased systems.


During power-on, RESET is asserted when the supply voltage V<sub>DD</sub> becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors V<sub>DD</sub> and keeps RESET active as long as V<sub>DD</sub> remains below the threshold voltage V<sub>IT+</sub>. When the supply voltage drops below the threshold voltage V<sub>IT-</sub>, the output becomes active (low) again. No external components are required. All the devices of this family have a fixed-sense threshold voltage V<sub>IT-</sub> set by an internal voltage divider.

The product spectrum is designed for supply voltages of 2.5 V, 3 V, 3.3 V, and 5 V. The circuits are available in either 8-pin MSOP or standard SOIC packages. The TPS370x-xx devices are characterized for operation over a temperature range of -40°C to 85°C.

## Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS3705-xx, TPS3707-xx	MSOP- PowerPAD™ (8)	3.00 mm × 3.00 mm
	SOIC (8)	3.90 mm × 4.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2016, Texas Instruments Incorporated



Tab	le	of	Cor	nte	nts

1	Features 1	8.1 Overview11
2	Applications 1	8.2 Functional Block Diagram
3	Description 1	8.3 Feature Description
4	Revision History2	8.4 Device Functional Modes12
5	Device Comparison Table	9 Application and Implementation 13
6	Pin Configuration and Functions 4	9.1 Application Information13
7	_	9.2 Typical Application13
′	Specifications 5	10 Power Supply Recommendations 14
	7.1 Absolute Maximum Ratings 5 7.2 ESD Ratings 5	11 Layout 14
	3	11.1 Layout Guidelines 14
	3	11.2 Layout Example14
	7.4 Thermal Information	12 Device and Documentation Support 15
	7.6 Timing Requirements	12.1 Receiving Notification of Documentation Updates 15
	7.7 Switching Characteristics	12.2 Community Resources
	7.8 Dissipation Ratings	12.3 Trademarks
	7.9 Timing Diagram	12.4 Electrostatic Discharge Caution 15
	7.10 Typical Characteristics	12.5 Glossary
8	Detailed Description	13 Mechanical, Packaging, and Orderable Information
		IIIOIIIauoii

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision D (May 2016) to Revision E	Page
•	Updated package body sizes in the <i>Device Information</i> table	
CI	hanges from Revision C (December 2005) to Revision D	Page




## 5 Device Comparison Table

		PACKAGED	DEVICES			
T <sub>A</sub>	THRESHOLD VOLTAGE	SMALL OUTLINE (D)	POWER-PAD μ-SMALL OUTLINE (DGN)	MARKING DGN PACKAGE	CHIP FORM (Y)	
	2.63 V	TPS3705-30D	TPS3705-30DGN	TIAAT	TPS3705-30Y	
	2.93 V	TPS3705-33D	TPS3705-33DGN	TIAAU	TPS3705-33Y	
	4.55 V	TPS3705-50D	TPS3705-50DGN	TIAAV	TPS3705-50Y	
-40°C to 85°C	2.25 V	TPS3707-25D	TPS3707-25DGN	TIAAW	TPS3707-25Y	
	2.63 V	TPS3707-30D	TPS3707-30DGN	TIAAX	TPS3707-30Y	
	2.93 V	TPS3707-33D	TPS3707-33DGN	TIAAY	TPS3707-33Y	
	4.55 V	TPS3707-50D	TPS3707-50DGN	TIAAZ	TPS3707-50Y	


Submit Documentation Feedback




## 6 Pin Configuration and Functions




#### TPS3707-xx D Package 8-Pin SOIC Top View



#### TPS3705-xx DGN Package 8-Pin MSOP-PowerPAD Top View



#### TPS3707-xx DGN Package 8-Pin MSOP-PowerPAD Top View



### **Pin Functions**

	Till Tullottollo								
		PIN							
NAME	TP	S3705-xx	TPS	3707-xx	I/O	DESCRIPTION			
NAME	SOIC	MSOP-PowerPAD	SOIC	MSOP-PowerPAD					
GND	3	5	3	5		Ground			
MR	1	3	1	3	I	Manual reset			
NC	_	_	6	8	_	No internal connection			
PFI	4	6	4	6	1	Power-fail comparator input			
PFO	5	7	5	7	0	Power-fail comparator output			
RESET	7	1	7	1	0	Active-low reset output			
RESET	_	_	8	2	0	Active-high reset output			
$V_{DD}$	2	4	2	4		Supply voltage			
WDI	6	8	_	_	I	Watchdog timer input			
WDO	8	2	_	_	0	Watchdog timer output			

Submit Documentation Feedback



## 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub> <sup>(2)</sup>			7	V
PFI voltage range, V <sub>PFI</sub>		-0.3	V <sub>DD</sub> + 0.3	V
All other pins <sup>(2)</sup>		-0.3	7	V
Maximum low output current, I <sub>OL</sub>			5	mA
Maximum high output current, I <sub>OH</sub>			<b>-</b> 5	mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ )			±20	mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ )			±20	mA
Continuous total power dissipation	S	ee <i>Dissip</i>	ation Ratings	
Soldering temperature			260	°C
Operating temperature, T <sub>A</sub>		-40	85	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
V	Clastrostatia diseberge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)		\/
V <sub>(ESD)</sub> Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V	

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage	2		6	V
$V_{I}$	Input voltage	0		$V_{DD} + 0.3$	V
$V_{IH}$	High-level input voltage	$0.7 \times V_{DD}$			V
$V_{IL}$	Low-level input voltage			$0.3 \times V_{DD}$	V
Δt/ΔV	Input transition rise and fall rate at $\overline{\text{MR}}$ or WDI			100	ns/V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

Copyright © 1998–2017, Texas Instruments Incorporated

<sup>(2)</sup> All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t = 1000h continuously.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.4 Thermal Information

		TPS3705-xx	TPS3707-xx	
THERMAL METRIC <sup>(1)</sup>		D (SOIC)	DGN (MSOP-PowerPAD)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	118.2	66.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	64.4	62.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	58.5	45.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	15.8	7.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	57.9	44.8	°C/W
R <sub>θ</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	_	18.5	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		TPS370x-xx, $V_{DD} = 1.1 \text{ V}$ , $I_{OH} = -4 \mu A$	0.8				
$V_{OH}$	High-level output voltage	TPS3707-25, TPS370x-30, TPS370x-33, $V_{DD} = V_{IT+} + 0.2 \text{ V}, I_{OH} = -500 \mu\text{A}$	0.7 × V <sub>DD</sub>			V	
	3	TPS370x-50, $V_{DD} = V_{IT+} + 0.2 \text{ V}$ , $I_{OH} = -800 \mu\text{A}$	V <sub>DD</sub> – 1.5				
		TPS370x-xx, $V_{DD} = 6 \text{ V}$ , $I_{OH} = -800 \mu\text{A}$	V <sub>DD</sub> – 1.5				
		TPS3707-25, TPS370x-30, TPS370x-33, $V_{DD} = V_{IT+} + 0.2 \text{ V}, I_{OL} = 1 \text{ mA}$			0.3		
$V_{OL}$	Low-level output voltage	TPS370x-50, $V_{DD} = V_{IT+} + 0.2 \text{ V}$ , $I_{OL} = 2.5 \text{ mA}$			0.4	V	
		TPS370x-xx, $V_{DD}$ = 6 V, $I_{OL}$ = 3 mA			0.4		
	Power-up reset voltage <sup>(1)</sup>	$V_{DD} \ge 1.1 \text{ V}, I_{OL} = 50  \mu\text{A}$			0.3	V	
		TPS3707-25, $T_A = 0^{\circ}C$ to 85°C	2.2	2.25	2.3		
		TPS370x-30, T <sub>A</sub> = 0°C to 85°C	2.57	2.63	2.68		
	Negative-going input threshold voltage (2)	TPS370x-33, T <sub>A</sub> = 0°C to 85°C	2.87	2.93	2.98		
		TPS370x-50, T <sub>A</sub> = 0°C to 85°C	4.45	4.55	4.63	V	
$V_{IT-}$		TPS3707-25, T <sub>A</sub> = -40°C to 85°C	2.2	2.25	2.32		
V     -		TPS370x-30, $T_A = -40^{\circ}$ C to 85°C	2.57	2.63	2.7		
		TPS370x-33, $T_A = -40^{\circ}$ C to 85°C	2.87	2.93	3		
		TPS370x-50, $T_A = -40^{\circ}$ C to 85°C	4.45	4.55	4.65		
	Negative-going input threshold voltage, PFI <sup>(2)</sup>	TPS370x-xx, V <sub>DD</sub> ≥ 2 V, T <sub>A</sub> = -40°C to 85°C	1.2	1.25	1.3		
		TPS3707-25		40			
	I bustomasia V	TPS370x-30		50			
$V_{\text{hys}}$	Hysteresis, V <sub>DD</sub>	TPS370x-33		50		mV	
		TPS370x-50		70			
	Hysteresis, PFI	TPS370x-xx		10			
I <sub>IH(AV)</sub>	Average high-level input current, WDI	WDI = V <sub>DD</sub> = 6 V, time average (dc = 88%)		100	150	μΑ	
I <sub>IL(AV)</sub>	Average low-level input current, WDI	WDI = 0 V, $V_{DD}$ = 6 V, time average (dc = 12%)		-15	-20	μΑ	
	High-level input current, WDI	$WDI = V_{DD} = 6 V$		120	170		
I <sub>IH</sub>	High-level input current, MR	$\overline{MR} = 0.7 \times V_{DD}, V_{DD} = 6 V$		-130	-180	μΑ	
	Low-level input current, WDI	WDI = 0 V, V <sub>DD</sub> = 6 V		-120	-170		
I <sub>IL</sub>	Low-level input current, MR	$\overline{MR} = 0 \text{ V}, \text{ V}_{DD} = 6 \text{ V}$		-430	-600	μA	
I <sub>I</sub>	Input current, PFI	$V_{DD} = 6 \text{ V}, 0 \text{ V} \leq V_{I} \leq V_{DD}$	-1	0	1	μA	

<sup>(1)</sup> The lowest supply voltage at which  $\overline{\text{RESET}}$  becomes active,  $t_{\text{r,VDD}} \ge 15 \,\mu\text{s/V}$ 

Submit Documentation Feedback

Copyright © 1998–2017, Texas Instruments Incorporated

<sup>(2)</sup> To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near to the supply terminals



## **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I <sub>DD</sub>	Supply current	$\frac{\text{TPS3705-xx, V}_{\text{DD}} = 2 \text{ V to 6 V, } \overline{\text{MR}} = \text{V}_{\text{DD}},}{\overline{\text{MR}}, \text{WDI and outputs unconnected}}$		30	50		
		$\frac{\text{TPS}3707\text{-xx}, \ \text{V}_{\text{DD}} = 2 \ \text{V to 6 V}, \ \overline{\text{MR}} = \text{V}_{\text{DD}},}{\text{MR}, \ \text{WDI and outputs unconnected}}$		20	50	μΑ	
Ci	Input capacitance	$V_I = 0 V to V_{DD}$		5		pF	

## 7.6 Timing Requirements

at R<sub>L</sub> = 1 M $\Omega$ , C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM MAX	UNIT
t <sub>w</sub>	Pulse width	At $V_{DD}$ , $V_{DD} = V_{IT+} + 0.2 \text{ V}$ , $V_{DD} = V_{IT-} - 0.2 \text{ V}$	6		μs
	Puise widin	At $\overline{\text{MR}}$ and WDI, $V_{\text{DD}} \ge V_{\text{IT+}} + 0.2 \text{ V}$ , $V_{\text{IL}} = 0.3 \times V_{\text{DD}}$ , $V_{\text{IH}} = 0.7 \times V_{\text{DD}}$	100		ns

## 7.7 Switching Characteristics

at  $R_L = 1 \text{ M}\Omega$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>t(out)</sub>	Watchdog time out	$V_{DD} \ge V_{IT+} + 0.2 \text{ V, see Figure 1}$	1.1	1.6	2.3	s
t <sub>d</sub>	Delay time	$V_{DD} \ge V_{IT+} + 0.2 \text{ V, see Figure 1}$	140	200	280	ms
t <sub>PHL</sub>	Propagation (delay) time, high-to-low-level output	$\overline{\text{MR}}$ to $\overline{\text{RESET}}$ delay, $V_{\text{DD}} \ge V_{\text{IT+}} + 0.2 \text{ V}$ , $V_{\text{IL}} = 0.3 \times V_{\text{DD}}$ , $V_{\text{IH}} = 0.7 \times V_{\text{DD}}$		50	250	ns
t <sub>PLH</sub>	Propagation (delay) time, low-to-high-level output	$\overline{\text{MR}}$ to RESET delay (TPS3707-xx only) $V_{DD} \ge V_{\text{IT+}} + 0.2 \text{ V}, V_{\text{IL}} = 0.3 \times V_{\text{DD}}, V_{\text{IH}} = 0.7 \times V_{\text{DD}}$		50	250	ns
t <sub>PHL</sub>	Propagation (delay) time, high-to-low-level output	V <sub>DD</sub> to RESET delay		3	5	μs
t <sub>PLH</sub>	Propagation (delay) time, low-to-high-level output	V <sub>DD</sub> to RESET delay (TPS3707-xx only)		3	5	μs
t <sub>PHL</sub>	Propagation (delay) time, high-to-low-level output	PFI to PFO delay, V <sub>DD</sub> = 2 V to 6 V		0.5	1	μs
t <sub>PLH</sub>	Propagation (delay) time, low-to-high-level output	PFI to PFO delay, V <sub>DD</sub> = 2 V to 6 V		0.5	1	μs

## 7.8 Dissipation Ratings

PACKAGE	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING		
DGN	2.14 W	17.1 mW/°C	1.37 W	1.11 W		
D	725 mW	5.8 mW/°C	464 mW	377 mW		

Copyright © 1998–2017, Texas Instruments Incorporated

Submit Documentation Feedback

## 7.9 Timing Diagram





Figure 1. Timing Diagrams




## 7.10 Typical Characteristics





## **Typical Characteristics (continued)**






## 8 Detailed Description

#### 8.1 Overview

The TPS370x-xx family of supervisors feature an integrated reference and comparator for  $V_{DD}$  supervision, an additional power-fail supervisor, and a manual reset input. The TPS3705-xx devices feature a watchdog timer, where the TPS3707-xx devices feature a complimentary RESET output.

#### 8.2 Functional Block Diagram



## 8.3 Feature Description

#### 8.3.1 Manual Reset Input

The TPS370x-xx devices incorporate a manual reset input,  $\overline{\text{MR}}$ . A low level at  $\overline{\text{MR}}$  causes  $\overline{\text{RESET}}$  to become active.

#### 8.3.2 Power-Fail Comparator

The TPS370x-xx family integrates a power-fail comparator which can be used for low-battery detection, power-fail warning, or for monitoring a power supply other than the main supply.

#### 8.3.3 Watchdog Timer

The TPS3705-xx devices have a watchdog timer that is periodically triggered by a positive or negative transition at WDI. When the supervising system fails to retrigger the watchdog circuit within the timeout interval,  $t_{t(out)} = 1.6$  s,  $\overline{WDO}$  becomes active. This event also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog.

The TPS3707-xx devices do not have the watchdog function, but include a high-level output RESET.



#### 8.4 Device Functional Modes

#### $8.4.1 V_{DD} < 1.1 V$

When  $V_{DD}$  is less than 1.1 V, the status of the outputs cannot be determined.

## 8.4.2 1.1 V < V<sub>DD</sub> $\le$ 2 V

When  $V_{DD}$  is greater than 1.1 V but less than 2 V, the output states are valid. However, the specifications in *Electrical Characteristics* do not apply.

#### 8.4.3 $2 V < V_{DD} < 6 V$

When  $V_{DD}$  is greater than 2 V but less than 6 V, the device is within the recommended operating conditions (see *Recommended Operating Conditions*). See Table 1, Table 2, and Table 3 for corresponding truth tables.

Table 1. TPS3705 Truth Table

MR	V <sub>DD</sub> > V <sub>IT</sub>	RESET	TYPICAL DELAY
$H \rightarrow L$	1	$H \to L$	30 ns
$L \rightarrow H$	1	$L\toH$	200 ms
Н	$1 \rightarrow 0$	$H \to L$	3 µs
Н	0 → 1	$L \rightarrow H$	200 ms

**Table 2. TPS3707 Truth Table** 

MR	$V_{DD} > V_{IT}$	RESET	RESET	TYPICAL DELAY
$H\toL$	1	$H \rightarrow L$	$L\toH$	30 ns
$L\toH$	1	$L \rightarrow H$	$H \to L$	200 ms
Н	$1 \rightarrow 0$	$H \rightarrow L$	$L\toH$	3 µs
Н	0 → 1	$L \rightarrow H$	$H \rightarrow L$	200 ms

Table 3. TPS370x Truth Table

PFI > V <sub>IT</sub>	PFO	TYPICAL DELAY
0 → 1	$L\toH$	0.5 μs
1 → 0	$H\toL$	0.5 µs

Submit Documentation Feedback



## 9 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TPS370x-xx family of devices offers several options for power monitoring. The TPS3705-xx offers a watchdog supervisor,  $V_{DD}$  rail monitoring, and a power-fail interrupt monitor. The TPS3707-xx offers  $V_{DD}$  rail monitoring with complimentary outputs and a power-fail interrupt monitor.

## 9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 9. Typical MSP430 Application

#### 9.2.1 Design Requirements

Table 4 lists the required design parameters for Figure 9.

**Table 4. Application Parameters** 


DESIGN PARAMETER	VALUE
Monitored voltage 1	5 V
Monitored voltage 2	12 V

#### 9.2.2 Detailed Design Procedure

To create two voltage monitoring rails, the PFI input can be used along with the MR pin to create a single output. The 5-V monitor is created by selecting a 5-V device option, giving threshold of 4.55 V. The PFI input is configured to any adjustable rail with a voltage divider. Use Equation 1 to select resistors.

$$V_{TH} = \frac{R_1 + R_2}{R_2} \times V_{IT-} = \frac{910 \text{ k} + 120 \text{ k}}{120 \text{ k}} \times 1.25 = 10.73 \text{ V}$$
(1)

#### 9.2.3 Application Curves



## 10 Power Supply Recommendations

These devices are designed to operate from an input supply with a voltage range from 2 V to 6 V.

## 11 Layout

#### 11.1 Layout Guidelines

Place a 0.1-µF decoupling capacitor as close to the device as possible.

If a resistor divider is used, place the resistors as close to the device as possible to minimize noise coupling.

## 11.2 Layout Example




Figure 12. TPS3705 Layout



#### 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1998–2017, Texas Instruments Incorporated

Submit Documentation Feedback





4-May-2017

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
TPS3705-30D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70530	Sample
TPS3705-30DGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAT	Sample
TPS3705-30DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70530	Sample
TPS3705-30DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70530	Sample
TPS3705-33D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70533	Sample
TPS3705-33DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70533	Sample
TPS3705-33DGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAU	Sample
TPS3705-33DGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAU	Sample
TPS3705-33DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAU	Sample
TPS3705-33DGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAU	Sample
TPS3705-33DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70533	Sample
TPS3705-33DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70533	Sample
TPS3705-50D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70550	Sample
TPS3705-50DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70550	Sample
TPS3705-50DGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAV	Sample
TPS3705-50DGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAV	Sample
TPS3705-50DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAV	Sample





www.ti.com

4-May-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
TPS3705-50DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70550	Sample
TPS3705-50DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70550	Sample
TPS3707-25D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70725	Sample
TPS3707-25DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70725	Sample
TPS3707-25DGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAW	Sample
TPS3707-25DGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAW	Sample
TPS3707-25DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAW	Sample
TPS3707-25DGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAW	Sample
TPS3707-25DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70725	Sample
TPS3707-30D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70730	Sample
TPS3707-30DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70730	Sample
TPS3707-30DGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAX	Sample
TPS3707-30DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAX	Sample
TPS3707-30DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70730	Sample
TPS3707-33D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70733	Sample
TPS3707-33DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70733	Sample
TPS3707-33DGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAY	Sample
TPS3707-33DGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAY	Sample



www.ti.com

## PACKAGE OPTION ADDENDUM

4-May-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3707-33DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAY	Samples
TPS3707-33DGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAY	Samples
TPS3707-33DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70733	Samples
TPS3707-33DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70733	Samples
TPS3707-50D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70750	Samples
TPS3707-50DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70750	Samples
TPS3707-50DGN	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAZ	Samples
TPS3707-50DGNG4	ACTIVE	MSOP- PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAZ	Samples
TPS3707-50DGNR	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAZ	Samples
TPS3707-50DGNRG4	ACTIVE	MSOP- PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAZ	Samples
TPS3707-50DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70750	Samples
TPS3707-50DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	70750	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet J\$709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



## PACKAGE OPTION ADDENDUM

4-May-2017

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3705-30DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3705-33DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3705-33DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3705-50DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3705-50DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3707-25DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3707-25DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3707-30DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3707-30DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3707-30DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3707-33DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Aug-2017

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3707-33DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3707-50DGNR	MSOP- Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3707-50DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS3705-30DR	SOIC	D	8	2500	367.0	367.0	38.0	
TPS3705-33DGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0	
TPS3705-33DR	SOIC	D	8	2500	367.0	367.0	38.0	
TPS3705-50DGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0	
TPS3705-50DR	SOIC	D	8	2500	367.0	367.0	38.0	
TPS3707-25DGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0	
TPS3707-25DR	SOIC	D	8	2500	367.0	367.0	38.0	
TPS3707-30DGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0	
TPS3707-30DR	SOIC	D	8	2500	367.0	367.0	35.0	
TPS3707-30DR	SOIC	D	8	2500	367.0	367.0	38.0	
TPS3707-33DGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0	
TPS3707-33DR	SOIC	D	8	2500	367.0	367.0	38.0	



## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Aug-2017

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3707-50DGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0
TPS3707-50DR	SOIC	D	8	2500	367.0	367.0	38.0

## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DGN (S-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-187 variation AA-T

#### PowerPAD is a trademark of Texas Instruments.



# DGN (S-PDSO-G8)


# PowerPAD™ PLASTIC SMALL OUTLINE

#### THERMAL INFORMATION

This PowerPAD  $^{\text{M}}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206323-2/1 12/11

NOTE: All linear dimensions are in millimeters



## DGN (R-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.