www.ti.com

SLLS159F - MARCH 1993-REVISED NOVEMBER 2009


DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

Check for Samples: SN65C1167 SN75C1167 SN65C1168 SN75C1168


FEATURES

- Meet or Exceed Standards TIA/EIA-422-B and ITU Recommendation V.11
- BiCMOS Process Technology
- Low Supply-Current Requirements: 9 mA Max
- Low Pulse Skew
- Receiver Input Impedance . . . 17 kΩ Typ
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Common-Mode Input Voltage Range of -7 V to 7 V
- Operate From Single 5-V Power Supply
- Glitch-Free Power-Up/Power-Down Protection
- Receiver 3-State Outputs Active-Low Enable for SN65C1167 and SN75C1167 Only
- Improved Replacements for the MC34050 and MC34051

SN65C1167 ... DB OR NS PACKAGE SN75C1167 ... DB, N, OR NS PACKAGE (TOP VIEW)



SN65C1168 . . . N, NS, OR PW PACKAGE SN75C1168 . . . DB, N, NS, OR PW PACKAGE (TOP VIEW)



DESCRIPTION

The SN65C1167, SN75C1167, SN65C1168, and SN75C1168 dual drivers and receivers are integrated circuits designed for balanced transmission lines. The devices meet TIA/EIA-422-B and ITU recommendation V.11.

The SN65C1167 and SN75C1167 combine dual 3-state differential line drivers and 3-state differential line receivers, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be connected together externally to function as direction control. The SN65C1168 and SN75C1168 drivers have individual active-high enables.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

T _A	PACKAGE	(1) (2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN75C1167N	SN75C1167N
	PDIF - IN	Tube	SN75C1168N	SN75C1168N
0°C to 70°C	SOP – NS	Topo and roal	SN75C1167NSR	75C1167
	30P - N3	Tape and reel	SN75C1168NSR	75C1168
	CCOD DD	Topo and roal	SN75C1167DBR	CA1167
	SSOP – DB	Tape and reel	SN75C1168DBR	CA1168
	TSSOP – PW	Tube	SN75C1168PW	CA1160
	1330P – PW	Tape and reel	SN75C1168PWR	- CA1168
	PDIP – N	Tube	SN65C1168N	SN65C1168N
	SOP – NS	Topo and roal	SN65C1167NSR	65C1167
–40°C to 85°C	30P - N3	Tape and reel	SN65C1168NSR	65C1168
-40°C 10 65°C	SSOP - DB	Tape and reel	SN65C1167DBR	CB1167
	TCCOD DW	Tube	SN65C1168PW	CD4460
	TSSOP – PW	Tape and reel	SN65C1168PWR	- CB1168

⁽¹⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/sc/packaging.

⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.



FUNCTION TABLES

Each Driver(1)

INPUT	ENABLE	OUTPUTS				
D	DE	Υ	Z			
Н	Н	Н	L			
L	Н	L	Н			
X	L	Z	Z			

 H = high level, L = low level, X = irrelevant, Z = high impedance

Each Receiver⁽¹⁾

DIFFERENTIAL INPUTS A - B	EN <u>AB</u> LE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
V _{ID} ≤ −0.2 V	L	L
X	Н	Z
Open	L	Н

(1) H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

LOGIC DIAGRAM (POSITIVE LOGIC)

SN65C1167/SN75C1167

RE 4

1D 15 14 1Y

1D 13 1Z

1R 1 1B


9 10 2Y

11

6 7 2A 2B


2Z

SN65C1168, SN75C1168






SCHEMATIC OF INPUTS



SCHEMATIC OF OUTPUTS





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range (2)		-0.5	7	V	
\/	Driver		-0.5	V _{CC} + 0.5	V	
V _I	Input voltage range	A or B, Receiver	-11	14	V	
V _{ID}	Differential input voltage range ⁽³⁾	Receiver	-14	14	V	
Vo	Output voltage range	Driver	-0.5	7	V	
I _{IK} or I _{OK}	Clamp current range	Driver		±20	mA	
I _O	Output surrent rongs	Driver		±150	mA	
	Output current range	Receiver		±25		
I _{CC}	Supply current			200	mA	
	GND current			-200	mA	
T_J	Operating virtual junction temperature			150	°C	
		DB package		82		
0	Dealers the model in a dealer (4) (5)	N package		67	0 0 // //	
θ_{JA}	Package thermal impedance (4) (5)	NS package		64	°C/W	
		PW package		108		
T _{stg}	Storage temperature range	-65	150	°C		

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

				MIN	NOM	MAX	UNIT	
V _{CC}	CC Supply voltage				5	5.5	V	
V_{IC}	Common-mode input voltage (1)	Receiver				±7	V	
V_{ID}	Differential input voltage	Receiver				±7	V	
V_{IH}	High-level input voltage	Except A, B					V	
V_{IL}	Low-level input voltage	Except A, B				0.8	V	
	High lovel output ourrent	Receiver			-6	mA		
Іон	High-level output current	Driver				-20	IIIA	
	Low level output ourrent	Receiver				6	A	
I _{OL}	Low-level output current	Driver			20	- mA		
_	Operating free air temperature		SN75C1167, SN75C1168	0		70	°C	
T _A	Operating free-air temperature	SN65C1167, SN65C1168				85		

(1) Refer to TIA/EIA-422-B for exact conditions.

⁽²⁾ All voltages values except differential input voltage are with respect to the network GND.

⁽³⁾ Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.

⁽⁴⁾ Maximum power dissipation is a function of T_J(max), θ_{JA}, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is P_D = (T_J(max) – T_A)/θ_{JA}. Operating at the absolute maximum T_J of 150°C can affect reliability.

⁽⁵⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



DRIVER SECTION

Electrical Characteristics(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TI	EST CONDIT	TONS	MIN	TYP ⁽²⁾	MAX	UNIT	
V_{IK}	Input clamp voltage	I _I = −18 mA					-1.5	V	
V_{OH}	High-level output voltage	V _{IH} = 2 V,	V _{IL} = 0.8 V,	I _{OH} = −20 mA	2.4	3.4		V	
V _{OL}	Low-level output voltage	V _{IH} = 2 V,	V _{IL} = 0.8 V,	I _{OL} = 20 mA		0.2	0.4	V	
V _{OD1}	Differential output voltage	$I_O = 0 \text{ mA}$			2		6	V	
V _{OD2}	Differential output voltage (1)				2	3.1		V	
$\Delta V_{OD} $	Change in magnitude of differential output voltage	D 400 0 4	O			±0.4	V		
V _{OC}	Common-mode output voltage	$R_L = 100 \Omega, S$	See Figure 1			±3	V		
Δ V _{OC}	Change in magnitude of common-mode output voltage						±0.4	V	
	Outside a service of the service of the	.,	V _O = 6 V				100	A	
I _{O(OFF)}	Output current with power off	$V_{CC} = 0 \text{ V}$ $V_{O} = -0.25 \text{ V}$					-100	μΑ	
	Lligh impedance state output ourrent	V _O = 2.5 V					20		
l _{OZ}	High-impedance-state output current	V _O = 5 V					-20	μA	
I _{IH}	High-level input current	$V_I = V_{CC}$ or V	′ін				1	μΑ	
I _{IL}	Low-level input current	$V_I = GND \text{ or } V_{IL}$					-1	μΑ	
I _{OS}	Short-circuit output current ⁽³⁾	$V_O = V_{CC}$ or GND,			-30		-150	mA	
ı	Supply current (total package) ⁽⁴⁾	No load,	$V_I = V_{CC}$ o	r GND		4	6	mΛ	
I _{CC}	Supply current (total package)	Enabled $V_I = 2.4 \text{ or } 0.5 \text{ V}$		0.5 V		5	3	mA	
C _i	Input capacitance					6		pF	

- (1) Refer to TIA/EIA-422-B for exact conditions. (2) All typical values are at $V_{CC} = 5$ V, and $T_A = 25$ °C.
- Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
- This parameter is measured per input, while the other inputs are at V_{CC} or GND.

Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST COND	DITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{PHL}	Propagation delay time, high- to low-level output	R1 = R2 = 50Ω , C1 = C2 = C3 = $40 pF$,	R3 = 500Ω , S1 is open,		7	12	ns
t _{PLH}	Propagation delay time, low- to high-level output	See Figure 2			7	12	ns
t _{sk(p)}	Pulse skew				0.5	4	ns
t _r	Rise time	$R1 = R2 = 50 \Omega$,	R3 = 500 Ω,		5	10	ns
t _f	Fall time	C1 = C2 = C3 = 40 pF, SeeFigure 3	S1 is open,		5	10	ns
t _{PZH}	Output enable time to high level	$R1 = R2 = 50 \Omega$,	R3 = 500Ω ,		10	19	ns
t _{PZL}	Output enable time to low level	C1 = C2 = C3 = 40 pF, See Figure 4	S1 is closed,		10	19	ns
t _{PHZ}	Output disable time from low level	$R1 = R2 = 50 \Omega$,	R3 = 500Ω ,		7	16	ns
t _{PLZ}	Output disable time from high level	C1 = C2 = C3 = 40 pF, See Figure 4	S1 is closed,		7	16	ns

(1) All typical values are at $V_{CC} = 5 \text{ V}$, and $T_A = 25^{\circ}\text{C}$.



RECEIVER SECTION

Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST (CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going input threshold volt input	age, differential					0.2	V
V _{IT}	Negative-going input threshold vo input	ltage, differential			-0.2 ⁽²⁾			V
V _{hys}	Input hysteresis (V _{IT+} - V _{IT-})					60		mV
V_{IK}	Input clamp voltage, RE	SN75C1167	I _I = −18 mA				-1.5	V
V _{OH}	High-level output voltage		V _{ID} = 200 mV,	I _{OH} = −6 mA	3.8	4.2		V
V _{OL}	Low-level output voltage		V _{ID} = −200 mV,	I _{OL} = 6 mA		0.1	0.3	V
l _{OZ}	High-impedance-state output current	SN75C1167	VO = VCC or GND			±0.5	±5	μΑ
I	Line input current	Other input at 0 V	V _I = 10 V V _I = -10 V			1.5 -2.5	mA	
I _I	Enable input current, RE	SN75C1167	$V_I = V_{CC}$ or GND	1			±1	μΑ
ri	Input resistance	$V_{IC} = -7 \text{ V to } 7 \text{ V},$	Other input at 0 V	4	17		kΩ	
	Complete compare (Astal as also as)	–	$V_I = V_{CC}$ or GND		4	6	A	
I _{CC}	Supply current (total package)	No load, Enabled	V _{IH} = 2.4 V or 0.5 V ⁽³⁾		5	9	mA	

Switching Characteristics

over operating free-air temperature range (unless otherwise noted) (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	Soo Figure F	9	17	27	ns
t _{PHL}	Propagation delay time, high- to low-level output	See Figure 5	9	17	27	ns
t _{TLH}	Transition time, low- to high-level output	V - 0 V Soo Figure F		4	9	ns
t _{THL} Transition time, high- to low-level output		V _{IC} = 0 V, See Figure 5		4	9	ns
t _{PZH}	Output enable time to high level			13	22	ns
t _{PZL}	Output enable time to low level	R _I = 1 kW, See Figure 6		13	22	ns
t _{PHZ}	Output disable time from high level	INL = 1 KW, See Figure 0		13	22	ns
t _{PLZ}	Output disable time from low level			13	22	ns

⁽¹⁾ Measured per input while the other inputs are at V_{CC} or GND (2) All typical values are at V_{CC} = 5 V and T_A = 25°C.

All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$. The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

Refer to TIA/EIA-422-B for exact conditions.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit, VoD and Voc

- A. C1, C2, and C3 include probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r = t_f \le 6$ ns.




Figure 2. Driver Test Circuit and Voltage Waveforms

- C. C1, C2, and C3 include probe and jig capacitance.
- D. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, t_r = t_f ≤ 6 ns.




Figure 3. Driver Test Circuit and Voltage Waveforms

- E. C1, C2, and C3 include probe and jig capacitance.
- F. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r = t_f \le 6$ ns.



PARAMETER MEASUREMENT INFORMATION (continued)




Figure 4. Driver Test Circuit and Voltage Waveforms

- G. C_L includes probe and jig capacitance.
- H. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r = t_f \le 6$ ns.




Figure 5. Receiver Test Circuit and Voltage Waveforms

- I. C_L includes probe and jig capacitance.
- J. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle, $t_r = t_f \le 6$ ns.




Figure 6. Receiver Test Circuit and Voltage Waveforms





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
SN65C1167NSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C1167	Sample
SN65C1167NSRG4	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C1167	Sample
SN65C1168N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN65C1168N	Sample
SN65C1168NSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C1168	Sample
SN65C1168NSRG4	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	65C1168	Sample
SN65C1168PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB1168	Sample
SN65C1168PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB1168	Sample
SN65C1168PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CB1168	Sample
SN75C1167DBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1167	Sample
SN75C1167N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75C1167N	Sample
SN75C1167NSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75C1167	Sample
SN75C1167NSRG4	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75C1167	Sample
SN75C1168DBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1168	Sample
SN75C1168N	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75C1168N	Sample
SN75C1168NE4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75C1168N	Sample
SN75C1168NSR	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75C1168	Sample
SN75C1168NSRG4	ACTIVE	so	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75C1168	Sample



PACKAGE OPTION ADDENDUM

24-Aug-2018

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75C1168PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1168	Samples
SN75C1168PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1168	Samples
SN75C1168PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1168	Samples
SN75C1168PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1168	Samples
SN75C1168PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CA1168	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

24-Aug-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65C1167NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN65C1168NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN65C1168PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN75C1167DBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN75C1168DBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN75C1168PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 8-Apr-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65C1167NSR	SO	NS	16	2000	367.0	367.0	38.0
SN65C1168NSR	SO	NS	16	2000	367.0	367.0	38.0
SN65C1168PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN75C1167DBR	SSOP	DB	16	2000	367.0	367.0	38.0
SN75C1168DBR	SSOP	DB	16	2000	367.0	367.0	38.0
SN75C1168PWR	TSSOP	PW	16	2000	367.0	367.0	35.0

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.