

CYBT-423028-02

EZ-BT[™] WICED[®] Module

General Description

The CYBT-423028-02 is a dual-mode Bluetooth[®] BR/EDR and Low Energy (BLE) wireless module solution. The CYBT-423028-02 includes onboard crystal oscillators, passive components, and the Cypress CYW20719 silicon device.

The CYBT-423028-02 supports a number of peripheral functions (ADC, PWM), as well as multiple serial communication protocols (UART, SPI, I²C, I²S/PCM). The CYBT-423028-02 includes a royalty-free BLE stack compatible with Bluetooth 5.0 in a small 11.0 × 11.0 × 1.70mm module form-factor.

The CYBT-423028-02 includes an integrated chip antenna, is qualified by Bluetooth SIG, and includes regulatory certification approval for FCC, ISED, MIC, and CE.

Module Description

- Module size: 11.00 mm × 11.00 mm × 1.70 mm
- Complies with Bluetooth Core Specification version 5.0 and includes support for BR, EDR 2/3 Mbps, eSCO, BLE, and LE 2 Mbps features.
 - □ QDID: 109314
 - □ Declaration ID: D039125
- Certified to FCC, ISED, MIC, and CE standards
- 1024-KB flash memory, 512-KB SRAM memory
- Industrial temperature range: –30 °C to +85 °C
- Integrated Arm[®] Cortex[®]-M4 microprocessor core with floating point unit (FPU)

RF Characteristics

- Maximum TX output power: +4.0 dbm
- RX Receive Sensitivity: –95.5 dbm
- Received signal strength indicator (RSSI) with 1-dB resolution

Power Consumption

- TX current consumption
 Bluetooth silicon: 5.6 mA (MCU + radio only, 0 dbm)
- RX current consumption
 Bluetooth silicon: 5.9 mA (MCU + radio only)
- Cypress CYW20719 silicon low power mode support
 PDS: 6.1 μA with 512 KB SRAM retention
 SDS: 1.6 μA
 HIDOFF (External Interrupt): 400 nA

Functional Capabilities

- 1x ADC with (10-bit ENoB for DC measurement and 12-bit ENoB for Audio measurement) with 11 channels.
- 1x HCI UART for programming and HCI
- 1x peripheral UART (PUART)
- 2x SPI (master or slave mode) blocks (SPI, Quad SPI, and MIPI DBI-C)
- 1x I²C master/slave and 1x I²C master only
- I²S/PCM audio interfaces
- Up to six 16-bit PWMs
- Watchdog Timer (WDT)
- Bluetooth Basic Rate (BR) and Enhanced Data Rate (EDR) Support
- BLE protocol stack supporting generic access profile (GAP) Central, Peripheral, or Broadcaster roles
- Hardware Security Engine

Benefits

CYBT-423028-02 is fully integrated and certified solution that provides all necessary components required to operate Bluetooth communication standards.

- Proven hardware design ready to use
- Ultra-flexible supermux I/O designs allows maximum flexibility for GPIO function assignment
- Large nonvolatile memory for complex application development
- Over-the-Air (OTA) update capable for development or field updates
- Bluetooth SIG qualified with QDID and Declaration ID
- WICED[™] Studio provides an easy-to-use integrated design environment (IDE) to configure, develop, program, and test your Bluetooth application

198 Champion Court



More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right module for your design, and to help you to quickly and effectively integrate the module into your design.

References

Overview: EZ-BLE/EZ-BT Module Portfolio, Module Roadmap

Development Kits:

- CYBT-423028-EVAL, CYBT-423028-02 Evaluation Board
- □ CYW920719Q40EVB-01, Evaluation Kit for CYW20719 silicon device

Test and Debug Tools:

- □ CYSmart, Bluetooth[®] LE Test and Debug Tool (Windows)
- □ CYSmart Mobile, Bluetooth[®] LE Test and Debug Tool (Android/iOS Mobile App)
- Knowledge Base Article
 - □ KBA97095 EZ-BLE™ Module Placement
 - □ KBA223751 RF Regulatory Certifications for CYBT-423028-02 EZ-BT™ WICED Modules
 - □ KBA213976 FAQ for BLE and Regulatory Certifications with EZ-BLE modules
 - KBA210802 Queries on BLE Qualification and Declaration Processes
 - □ KBA218122 3D Model Files for EZ-BLE/EZ-BT Modules
 - KBA223428 Programming an EZ-BT WICED Module
 - KBA225450 Putting 2073x, 2070x, and 20719 Based Devices or Modules in HCI Mode

Development Environments

Wireless Connectivity for Embedded Devices (WICED) Studio Software Development Kit (SDK)

Cypress' WICED[®] (Wireless Connectivity for Embedded Devices) is a full-featured platform with proven Software Development Kits (SDKs) and turnkey hardware solutions from partners to readily enable Wi-Fi and Bluetooth[®] connectivity in system design.

WICED Studio is the only SDK for the Internet of Things (IoT) that combines Wi-Fi and Bluetooth into a single integrated development environment. In addition to providing WICED APIs and an application framework designed to abstract complexity, WICED Studio also leverages many common industry standards.

Technical Support

- Cypress Community: Whether you're a customer, partner or a developer interested in the latest Cypress innovations, the Cypress Developer Community offers you a place to learn, share and engage with both Cypress experts and other embedded engineers around the world.
- Frequently Asked Questions (FAQs): Learn more about our Bluetooth ECO System.
- Visit our support page and create a technical support case or contact a local sales representatives. If you are in the United States, you can talk to our technical support team by calling our toll-free number: +1-800-541-4736. Select option 2 at the prompt.



CYBT-423028-02

Contents

Overview	4
Functional Block Diagram	4
Module Description	
Pad Connection Interface	6
Recommended Host PCB Layout	7
Module Connections	9
Connections and Optional External Components	
Power Connections (VDD)	
External Reset (XRES)	12
HCI UART Connections	
External Component Recommendation	
Critical Components List	
Antenna Design	14
Bluetooth Baseband Core	
BQB and Regulatory Testing Support	
Power Management Unit	16
Integrated Radio Transceiver	
Transmitter Path	
Receiver Path	
Local Oscillator	
Microcontroller Unit	18
External Reset	18
Peripheral and Communication Interfaces	19
I2C	19
HCI UART Interface	
Peripheral UART Interface	
Serial Peripheral Interface	
32 kHz Crystal Oscillator	
ADC Port	21
GPIO Ports	21
PWM	22
PDM Microphone	
I2S Interface	
PCM Interface	23
Security Engine	24

Power Modes	25
Firmware	
Electrical Characteristics	
Core Buck Regulator	
Digital LDO	
Digital I/O Characteristics	
ADC Electrical Characteristics	
Chipset RF Specifications	
Timing and AC Characteristics	
UART Timing	
SPI Timing	
I2C Compatible Interface Timing	
Environmental Specifications	39
Environmental Compliance	
RF Certification	
Safety Certification	
Environmental Conditions	
ESD and EMI Protection	
Regulatory Information	40
FCC	
ISED	41
European Declaration of Conformity	
MIC Japan	
Packaging	
Ordering Information	45
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	



Overview

Functional Block Diagram

Figure 1 illustrates the CYBT-423028-02 functional block diagram.




Figure 1. Functional Block Diagram

Note General Purpose Input/Output pins shown in Figure 1 are configurable to any specified input or output function in the SuperMux table detailed in Table 5 in the Module Connections section.

Note Connections shown in the above block diagram are maximum number of connections per function. The total number of GPIOs available on the CYBT-423028-02 is 17.

Module Description

The CYBT-423028-02 module is a complete module designed to be soldered to the applications main board.

Module Dimensions and Drawing


Cypress reserves the right to select components from various vendors to achieve the Bluetooth module functionality. Such selections will still guarantee that all mechanical specifications and module certifications are maintained. Any changes to the current BOM for the CYBT-423028-02 will not be made until approval is provided by the end customer for this product. The CYBT-423028-02 will be held within the physical dimensions shown in the mechanical drawings in Figure 2 on page 5. All dimensions are in millimeters (mm).

Table 1. Module Design Dimensions

Dimension Item	Specification	
Module dimensions	Length (X)	11.00 ± 0.15 mm
	Width (Y)	11.00 ± 0.15 mm
Antenna location dimensions	Length (X)	6.00 mm
	Width (Y)	2.50 mm
PCB thickness	Height (H)	0.50 ± 0.10 mm
Shield height	Height (H)	1.20 mm
Maximum component height	Height (H)	0.60 mm typical
Total module thickness (bottom of module to top of shield)	Height (H)	1.70 mm typical

See Figure 2 for the mechanical reference drawing for CYBT-423028-02.





Note

1. No metal should be located beneath or above the antenna area. Only bare PCB material should be located beneath the antenna area. For more information on recommended host PCB layout, see "Recommended Host PCB Layout" on page 7.




Pad Connection Interface

As shown in the bottom view of Figure 2 on page 5, the CYBT-423028-02 has 28 connections to a host board via solder pads (SP). Table 2 and Figure 3 detail the solder pad length, width, and pitch dimensions of the CYBT-423028-02 module.


Table 2. Connection Description

Name	Connections	Connection Type	Pad Length Dimension	Pad Width Dimension	Pad Pitch
SP	28	Solder Pad	0.86 mm	0.51 mm	0.91 mm



- To maximize RF performance, the host layout should follow these recommendations: 1. Antenna Area Keepout: The host board directly below the antenna area of the Cypress module (see Figure 2 on page 5) must
- contain no ground or signal traces. This keep out area requirement applies to all layers of the host board.
 2. Module Placement: The ideal placement of the Cypress Bluetooth module is in a corner of the host board with the chip antenna located at the far corner. This placement minimizes the additional recommended keep out area stated in item 3 below. Refer to AN96841 for module placement best practices.
- 3. Optional Keepout: To maximize RF performance, the area immediately around the Cypress Bluetooth module chip antenna may contain an additional keep out area, where there are no grounding or signal traces. The keep out area applies to all layers of the host board. The recommended dimensions of the host PCB keep out area are shown in Figure 4 (dimensions are in mm).

Figure 4. Optional Additional Host PCB Keep Out Area Around the CYBT-423028-02 Chip Antenna





Recommended Host PCB Layout

Figure 5, Figure 6, Figure 7, and Table 3 provide details that can be used for the recommended host PCB layout pattern for the CYBT-423028-02. Dimensions are in millimeters unless otherwise noted. Pad length of 1.11 mm (0.56 mm from center of the pad on either side) shown in Figure 7 is the minimum recommended host pad length. The host PCB layout pattern can be completed using either Figure 5, Figure 6, or Figure 7. It is not necessary to use all figures to complete the host PCB layout pattern.





Figure 6. CYBT-423028-02 Host Layout (Relative to Origin)



Top View (Seen on Host PCB)




Table 3 provides the center location for each solder pad on the CYBT-423028-02. All dimensions are referenced to the center of the solder pad. Refer to Figure 7 for the location of each module solder pad.


Table 3. Module Solder Pad Location

Solder Pad (Center of Pad)	Location (X,Y) from Orign (mm)	Dimension from Orign (mils)
1	(0.31, 2.79)	(12.20, 109.84)
2	(0.31, 3.71)	(12.20, 146.06)
3	(0.31, 4.62)	(12.20, 181.89)
4	(0.31, 5.54)	(12.20, 218.11)
5	(0.31, 6.45)	(12.20, 253.94)
6	(0.31, 7.37)	(12.20, 290.16)
7	(0.31, 8.28)	(12.20, 325.98)
8	(0.31, 9.19)	(12.20, 361.81)
9	(0.31, 10.11)	(12.20, 398.03)
10	(1.39,10.69)	(54.72, 420.87)
11	(2.30,10.69)	(90.55, 420.87)
12	(3.21,10.69)	(126.38, 420.87)
13	(4.13,10.69)	(162.60, 420.87)
14	(5.04,10.69)	(198.42, 420.87)
15	(5.96,10.69)	(234.65, 420.87)
16	(6.87,10.69)	(270.47, 420.87)
17	(7.79,10.69)	(306.69, 420.87)
18	(8.70,10.69)	(342.52, 420.87)
19	(9.61,10.69)	(378.35, 420.87)
20	(10.69,10.11)	(420.87, 398.03)
21	(10.69,9.19)	(420.87, 361.81)
22	(10.69,8.28)	(420.87, 325.98)
23	(10.69,7.37)	(420.87, 290.16)
24	(10.69,6.45)	(420.87, 253.94)
25	(10.69,5.54)	(420.87, 218.11)
26	(10.69,4.62)	(420.87, 181.89)
27	(10.69,3.71)	(420.87, 146.06)
28	(10.69,2.79)	(420.87, 109.84)

Figure 7. Solder Pad Reference Location



Top View (Seen on Host PCB)







Module Connections

Table 4 details the solder pad connection definitions and available functions for each connection pad. The GPIO connections available on the CYBT-423028-02 can be configured to any of the input or output functions listed in Table 5. Table 4 specifies any function that is required to be used on a specific solder pad, and also identifies GPIOs that can be configured using the SuperMux.

Table 4.	CYBT-423028-02	Solder Pad	Connection	Definitions
----------	----------------	------------	------------	-------------

Pad	Pad Name	Silicon Pin Name	XTAL I/O	ADC	GPIO	SuperMux Capable ^[2]	
1	GND	GND			Ground		
2	HOST_WAKE	BT_HOST_WAKE	A signal from the CYBT-4 attention.	A signal from the CYBT-423028-02 module to the host indicating that the Bluetooth device requires attention.			
3	UART_RXD	BT_UART_RXD		UART (HCI UA	ART) Receive Data Or	ly	
4	UART_TXD	BT_UART_TXD		UART (HCI UA	ART) Transmit Data Or	nly	
5	UART_RTS_N	BT_UART_RTS_N	l	JART (HCI UART) I	Request To Send Outp	out Only	
6	UART_CTS_N	BT_UART_CTS_N		UART (HCI UART	Γ) Clear To Send Input	Only	
7	P2	P2	-	-	1	✓ see Table 5	
8	VCC	VDDIO		Power Supply	y Input (1.76V ~ 3.63V)	
9	P6	P6	-	-	1	✓ see Table 5	
10	GND	GND			Ground		
11	XRES	RST_N		External	Reset (Active Low)		
12	P33	P33	-	IN6	1	✓ see Table 5	
13	P25	P25	-	-	1	✓ see Table 5	
14	P26	P26	-	-	1	✓ see Table 5	
15	P38	P38	-	IN1	1	✓ see Table 5	
16	P34/P35/P36	P34 P35 P36	-	IN5 (P34) IN4 (P35) IN3 (P36)	✓ (P34/P35/P36)	✓ see Table 5	
17	P1	P1	-	IN28	1	✓ see Table 5	
18	P0	P0	-	IN29	1	✓ see Table 5	
19	P29	P29	-	IN10	1	✓ see Table 5	
20	P13/P23/P28	P13 P23 P28	-	IN22 (P13) IN12 (P23) IN11 (P28)	✓(P13/P23/P28)	✓ see Table 5	
21	P10/P11	P10 P11	-	IN25 (P10) IN24 (P11)	✓ (P10/P11)	✓ see Table 5	
22	P17	P17	-	IN18	1	✓ see Table 5	
23	P7	P7	-	-	1	-	
24	P4	P4	-	-	1	-	
25	P16	P16	-	IN19	1	-	
26	XTALI_32K/ P15 ^[3]	XTALI_32K P15	External Oscillator Input (32kHz)	IN20 (P15)	✔(P15)	✓(P15), see Table 5	
27	XTALO_32K	XTALO_32K	External Oscillator Output (32kHz)	-	-	-	
28	GND	GND			Ground		

Notes

3. P15 should not be driven high externally while the part is held in reset (it can be floating or driven low). Failure to do so may cause some current to flow through P15 until the device comes out of reset.

^{2.} The CYBT-423028-02 can configure GPIO connections to any Input/Output function described in Table 5.



Table 5 details the available Input and Output functions that are configurable to any solder pad in Table 4 which are marked as SuperMux capable.

 Table 5. GPIO SuperMux Input and Output Functions

Function	Input/Output	Function Type	GPIOs Required	Function Connection Description
				SPI 1 Clock
				SPI 1 Chip Select
				SPI 1 MOSI
SPI 1	Input/Output	Serial Communication	4~8	SPI 1 MISO
5811		(Master or Slave)	4~8	SPI 1 I/O 2 (Quad SPI)
				SPI 1 I/O 3 (Quad SPI)
				SPI 1 Interrupt
	Output			SPI 1 DCX (DBI-C DCX 8-bit mode)
				SPI 2 Clock
				SPI 2 Chip Select
				SPI 2 MOSI
	Input/Output	Serial Communication		SPI 2 MISO
SPI 2		(Master or Slave)	4~8	SPI 2 I/O 2 (Quad SPI)
				SPI 2 I/O 3 (Quad SPI)
				SPI 2 Interrupt
	Output			SPI 2 DCX (DBI-C DCX 8-bit mode)
				Peripheral UART RX
DUADT	Input	Serial Communication Input		Peripheral UART CTS
PUART			4	Peripheral UART TX
	Output	Serial Communication Output		Peripheral UART RTS
l ² C	hum t/Outract	Serial Communication	0	I2C Clock
1-0	Input/Output	(Master or Slave)	2	I2C Data
				PCM Input
PCM In	Input	Audio Input Communication	3	PCM Clock
				PCM Sync
				PCM Output
PCM Out	Output	Audio Output Communication 3	3	PCM Clock
				PCM Sync
				I2S DI, Data Input
l ² S In	Input	Audio Input Communication	3	I2S WS, Word Select
				I2S Clock
				I2S DO, Data Output
I ² S Out	Output	Audio Output Communication	3	I2S WS, Word Select
				I2S Clock
		Mirror I.		PDM Input Channel 1
PDM	Input	Microphone	1~2	PDM Input Channel 2



	Table 5.	GPIO Su	perMux In	put and Out	put Functions	(continued)	
--	----------	----------------	-----------	-------------	---------------	-------------	--

Function	Input/Output	Function Type	GPIOs Required	Function Connection Description	
				PWM Channel 0	
				PWM Channel 1	
	PWM Output Pulse Width Mo	Output	Output Pulse Width Modulator	1~6	PWM Channel 2
				1~0	PWM Channel 3
					PWM Channel 4
				PWM Channel 5	

Connections and Optional External Components

Power Connections (VDD)

The CYBT-423028-02 contains one power supply connection, VDD.


VDD accepts a supply input of 1.76 V to 3.63 V. Table 12 provides this specification. The maximum power supply ripple for this power connection is 100 mV, as shown in Table 12.


Considerations and Optional Components for Brownout (BO) Conditions

Power supply design must be completed to ensure that the CYBT-423028-02 module does not encounter a Brownout condition, which can lead to unexpected functionality, or module lock up. A Brownout condition may be met if power supply provided to the module during power up or reset is in the range shown below: $V_{IL} \le V_{DD} \le V_{IH}$.


Refer to Table 17 for the V_{IL} and V_{IH} specifications.

System design should ensure that the condition above is not encountered when power is removed from the system. In the event this cannot be guaranteed (i.e., battery installation, high value power capacitors with slow discharge), it is recommended that an external voltage detection device be used to prevent the Brownout voltage range from occurring during power removal. Refer to Figure 8 for the recommended circuit design when using an external voltage detection IC.





In the event that the module does encounter a Brownout condition, and is operating erratically or not responsive, power cycling the module will correct this issue and once reset, the module should operate correctly. Brownout conditions can potentially cause issues that cannot be corrected, but in general, a power-on reset (POR) operation will correct a Brownout condition.





External Reset (XRES)

The CYBT-423028-02 has an integrated POR circuit which completely resets all circuits to a known power on state. This action can also be envoked by an external reset signal, forcing it into a POR state. The XRES signal is an active-low signal, which is an input to the CYBT-423028-02 module (solder pad 11). The CYBT-423028-02 module does not require an external pull-up resistor on the XRES input.

During power on operation, the XRES connection to the CYBT-423028-02 is required to be held low 50 ms after the VDD power supply input to the module is stable. This can be accomplished in the following ways:

- The host device can connect a GPIO to the XRES of Cypress CYBT-423028-02 module and pull XRES low until VDD is stable. XRES is recommended to be released 50 ms after VDD is stable.
- If the XRES connection of the CYBT-423028-02 module is not used in the application, a 0.33 µF capacitor may be connected to the XRES solder pad of the CYBT-423028-02 in order to delay the XRES release. The capacitor value for this recommended implementation is approximate, and the exact value may differ depending on the VDD power supply ramp time of the system. The capacitor value should result in an XRES release timing of at least 50 ms after VDD stability.

The XRES release timing may be controlled by a external voltage detection IC. XRES should be released 50 ms after VDD is stable.

Refer to Figure 11 on page 18 for XRES operating and timing requirements during power on events.

HCI UART Connections

The recommendations in this section apply to the HCI UART (Solder Pads 3, 4, 5, and 6). For full UART functionality, all UART signals must be connected to the Host device. If full UART functionality is not being used, and only UART RXD and TXD are desired or capable, then the following connection considerations should be followed for UART RTS and CTS:

- UART RTS: Can be left floating, pulled low, or pulled high. RTS is not critical for initial firmware uploading at power on.
- UART CTS: Must be pulled low to bypass flow control and to ensure that continuous data transfers are made from the host to the module.

External Component Recommendation


Power Supply Circuitry

It is not required to place any power supply decoupling or noise reduction circuitry on the host PCB. If desired, an external ferrite bead between the supply and the module connection can be included. The ferrite bead should be positioned as close as possible to the module pad connection.

If used, the recommended ferrite bead value is 330 Ω , 100 MHz. (Murata BLM21PG331SN1D).



Figure 9 illustrates the CYBT-423028-02 schematic.





Critical Components List

Table 6 details the critical components used in the CYBT-423028-02 module.

Table 6. Critical Component List

Component	Reference Designator	Description
Silicon	U2	40-pin QFN Bluetooth Silicon Device - CYW20719
Chip Antenna	A1	Antenna, 2.4 GHz
Crystal	Y1	24 MHz, 12 pF

Antenna Design

Table 7 details the chip antenna used in the CYBT-423028-02 module.

Table 7. Chip Antenna Specifications

ltem	Description
Frequency Range	2400 – 2500 MHz
Peak Gain	-1.0 dBi typical
Return Loss	10.0 dB typical



Bluetooth Baseband Core

The Bluetooth Baseband Core (BBC) implements all time-critical functions required for high-performance Bluetooth operation. The BBC manages the buffering, segmentation, and routing of data for all connections. It prioritizes and schedules all RX/TX activities including adv, paging, scanning, and servicing of connections. In addition to these functions, it independently handles the host controller interface (HCI) including all commands, events, and data flowing over HCI. The core also handles symbol timing, forward error correction (FEC), header error control (HEC), cyclic redundancy check (CRC), authentication, data encryption/decryption, and data whitening/dewhitening.

Table 8. Bluetooth Features

Bluetooth 1.0	Bluetooth 1.2	Bluetooth 2.0
Basic Rate	Interlaced Scans	EDR 2 Mbps and 3 Mbps
SCO	Adaptive Frequency Hopping	-
Paging and Inquiry	eSCO	-
Page and Inquiry Scan	-	-
Sniff	-	-
Bluetooth 2.1	Bluetooth 3.0	Bluetooth 4.0
Secure Simple Pairing	Unicast Connectionless Data	Bluetooth Low Energy
Enhanced Inquiry Response	Enhanced Power Control	-
Sniff Subrating	eSCO	-
Bluetooth 4.1	Bluetooth 4.2	Bluetooth 5.0
Low Duty Cycle Advertising	Data Packet Length Extension	LE 2 Mbps
Dual Mode	LE Secure Connection	Slot Availability Mask
LE Link Layer Topology	Link Layer Privacy	High Duty Cycle Advertising

BQB and Regulatory Testing Support

The CYBT-423028-02 fully supports Bluetooth Test mode as described in Part I:1 of the Specification of the Bluetooth System Version 3.0. This includes the transmitter tests, normal and delayed loop back tests, and reduced hopping sequence.

In addition to the standard Bluetooth Test Mode, the CYBT-423028-02 also supports enhanced testing features to simplify RF debugging and qualification and type-approval testing. These features include:

- Fixed frequency carrier wave (unmodulated) transmission
 - □ Simplifies some type-approval measurements (Japan)
 - Aids in transmitter performance analysis
- Fixed frequency constant receiver mode
 - □ Receiver output directed to I/O pin
 - □ Allows for direct BER measurements using standard RF test equipment
 - □ Facilitates spurious emissions testing for receive mode
- Fixed frequency constant transmission
 - □ 8-bit fixed pattern or PRBS-9
 - D Enables modulated signal measurements with standard RF test equipment



Power Management Unit

Figure 10 shows the CYW20719 power management unit (PMU) block diagram. The CYW20719 includes an integrated buck regulator, a bypass LDO, a capless LDO for digital circuits and a separate LDO for RF. The bypass LDO automatically takes over from the buck once V_{bat} supply falls below 2.1V.

The voltage levels shown in this figure are the default settings; the firmware may change voltage levels based on operating conditions.




Figure 10. Default Usage Mode



Integrated Radio Transceiver

The CYBT-423028-02 has an integrated radio transceiver that has been designed to provide low power operation in the globally available 2.4 GHz unlicensed ISM band. It is fully compliant with Bluetooth Radio Specification 3.0 and meets or exceeds the requirements to provide the highest communication link quality of service.

Transmitter Path

CYBT-423028-02 features a fully integrated transmitter. The baseband transmit data is GFSK modulated in the 2.4 GHz ISM band.

Digital Modulator

The digital modulator performs the data modulation and filtering required for the GFSK signal. The fully digital modulator minimizes any frequency drift or anomalies in the modulation characteristics of the transmitted signal.

Power Amplifier

The CYBT-423028-02 has an integrated power amplifier (PA) that can transmit up to +4 dBm for class 2 operation.

Receiver Path

The receiver path uses a low IF scheme to downconvert the received signal for demodulation in the digital demodulator and bit synchronizer. The receiver path provides a high degree of linearity, and an extended dynamic range to ensure reliable operation in the noisy 2.4 GHz ISM band. The front-end topology, which has built-in out-of-band attenuation, enables the CYBT-423028-02 to be used in most applications without off-chip filtering.

Digital Demodulator and Bit Synchronizer

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bit synchronization algorithm.

Receiver Signal Strength Indicator

The radio portion of the CYBT-423028-02 provides a receiver signal strength indicator (RSSI) to the baseband. This enables the controller to take part in a Bluetooth power-controlled link by providing a metric of its own receiver signal strength to determine whether the transmitter should increase or decrease its output power.

Local Oscillator

The local oscillator (LO) provides fast frequency hopping (1600 hops/second) across the 79 maximum available channels. The CYBT-423028-02 uses an internal loop filter.



Microcontroller Unit

The CYBT-423028-02 includes a Arm Cortex-M4 processor with 2 MB of ROM, 448 KB of data RAM, 64 KB of patch RAM, and 1 MB of on-chip flash. The CM4 has a maximum speed of 96 MHz. CYBT-423028-02 supports execution from on-chip flash (OCF).

The CM4 also includes a single precision IEEE 754 compliant floating point unit (FPU).

The CM4 runs all the BT layers as well as application code. The ROM includes LM, HCI, L2CAP, GATT, as well as other stack layers freeing up the flash for application usage. A standard serial wire debug (SWD) interface provides debugging support.

External Reset

An external active-low reset signal, XRES, can be used to put the CYBT-423028-02 in the reset state. An external voltage detector reset IC with 50 ms delay is recommended on the XRES connection. The XRES must only be released after the V_{DDO} supply voltage level has been stabilized for 50 ms.




Figure 11. Reset Timing



Peripheral and Communication Interfaces

I²C

The CYBT-423028-02 provides a 2-pin I^2C compatible master interface to communicate with I^2C compatible peripherals. The following transfer clock rates are supported:

- 100 kHz
- 400 kHz
- 800 kHz (Not a standard I²C-compatible speed)
- 1 MHz (Compatibility with high-speed I²C-compatible devices is not guaranteed)

SCL and SDA lines can be routed to any of the P0-P39 GPIOs allowing for flexible system configuration. When used as SCL/SDA, the GPIOs go into open drain mode and require an external pull-up for proper operation. I²C block does not support multi master capability by either master or slave devices.

I²C is Master Only.

HCI UART Interface

The CYBT-423028-02 includes a UART interface for factory programming as well as when operating as a BT HCI device in a system with an external host. The UART physical interface is a standard, 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 115200 bps to 1.5 Mbps. Typical rates are 115200, 921600, 1500000 bps although intermediate speeds are also available. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command. The CYBT-423028-02 UART operates correctly with the host UART as long as the combined baud rate error of the two devices is within ±5%. The UART interface has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support enhanced data rates. The interface supports the Bluetooth UART HCI (H4) specification. The default baud rate for H4 is 115.2 kbaud.

The CYBT-423028-02 can wake up the host as needed or allow the host to sleep via the HOST_WAKE signal (solder pad 2). Signal allows the CYBT-423028-02 to optimize system power consumption by allowing a host device to remain in low power modes as long as possible. The HOST_WAKE signal can be enabled via a vendor specific command.

Peripheral UART Interface

The CYBT-423028-02 has a second UART that may be used to interface to peripherals. This peripheral UART is accessed through the optional I/O ports, which can be configured individually and separately for each functional pin. The CYBT-423028-02 can map the peripheral UART to any GPIO. The Peripheral UART functionality is the same as the HCI UART, but with a 256-byte transmit and receive FIFO.

Serial Peripheral Interface

The CYBT-423028-02 has two independent SPI interfaces. Both interfaces support Single, Dual, and Quad mode SPI operations as well as MIPI DBI-C Interface. Either of the interface can be a master or a slave. SPI2 can support only one slave. SPI1 has a 1024 byte transmit and receive buffers which is shared with the host UART interface. SPI2 has a dedicated 256 byte transmit and receive buffers. To support more flexibility for user applications, the CYBT-423028-02 has optional I/O ports that can be configured individually and separately for each functional pin. SPI IO voltage depends on V_{DDO} .

MIPI Interface

There are three options in DBI type-C corresponding to 9-bit, 16-bit, and 8-bit modes. The CYBT-423028-02 plays the role of host, and only the 9-bit and 8-bit modes (option 1 and option 3 in DBI-C spec) are supported. In the 9-bit mode, the SCL, CS, MOSI, and MISO pins are used. In the 8-bit mode, an additional pin (DCX) is required. The DCX pin indicates if the current outgoing bit stream is a command or data byte.



32 kHz Crystal Oscillator

The CYBT-423028-02 utilizes the built-in Local Oscillator (LO) on the CYW20719 silicon device for 32 kHz timing. The accuracy of the LO is +/- 500 ppm. The use of an external XTAL oscillator is optional. CYBT-423028-02 includes external XTAL oscillator connections for applications requiring higher timing accuracy. Figure 12 shows an external 32 kHz XTAL oscillator with external components and Table 9 lists the recommended external oscillator's characteristics. This oscillator input can be operated with a 32 kHz or 32.768 kHz crystal oscillator or be driven with a clock input at similar frequency. The default component values are: R1 = 10 M Ω and C1 = C2 = ~6 pF. The values of C1 and C2 are used to fine-tune the oscillator.






Table 9. XTAL Oscillator Characteristics

Parameter	Symbol	Conditions	Min	Тур	Мах	Unit
Output frequency	F _{oscout}	-	-	32.768	-	kHz
Frequency tolerance	-	Crystal-dependent	-	100	_	ppm
Start-up time	T _{startup}	-	-	500	-	ms
XTAL drive level	P _{drv}	For crystal selection	-	_	0.5	μW
XTAL series resistance	R _{series}	For crystal selection	_	_	70	kΩ
XTAL shunt capacitance	C _{shunt}	For crystal selection	-	_	2.2	pF
External AC input amplitude	V _{IN} (AC)	C_{couple} = 100 pF; R_{bias} = 10 M Ω	400	-	-	mVpp



ADC Port

The ADC is a Σ - Δ ADC core designed for audio (13 bits) and DC (10 bits) measurement. It operates at 12 MHz and has 11 solder pad connections that can act as input channels. The internal bandgap reference has ±5% accuracy without calibration. Calibration and digital correction schemes can be applied to reduce ADC absolute error and improve measurement accuracy in DC mode.

The following CYBT-423028-02 module solder pads can be used as ADC inputs:

- Pad 12: P33, ADC Input Channel 6
- Pad 15: P38, ADC Input Channel 1
- Pad 16: P34/P35/P36, ADC Input Channels 5/4/3 respectively. Note Only one ADC input on this solder pad can be active at a given time.
- Pad 17: P1, ADC Input Channel 28
- Pad 18: P0, ADC Input Channel 29
- Pad 19: P29, ADC Input Channel 10
- Pad 20: P13/P23/28, ADC Input Channels 22/12/11 respectively. Note Only one ADC input on this solder pad can be active at a given time.
- Pad 21: P10/P11, ADC Input Channels 25/24 respectively.
 Note Only one ADC input on this solder pad can be active at a given time.
- Pad 22: P17, ADC Input Channel 18
- Pad 25: P16, ADC Input Channel 19
- Pad 26: P15, ADC Input Channel 20

GPIO Ports

The CYBT-423028-02 has a maximum of 17 general-purpose I/Os (GPIOs). All GPIOs support the following:

- Programmable pull-up/down of approximately 45 kΩ.
- Input disable, allowing pins to be left floating or analog signals connected without risk of leakage.
- Source/sink 8 mA at 3.3V and 4 mA at 1.8V.
- P15 is Bonded to the same pin as XTALI_32K (Pad 26). If an External 32.768 kHz crystal is not used, then this pin can be used as GPIO P15.
- P26/P28/P29 can sink/source 16 mA at 3.3V and 8 mA at 1.8V.

Most peripheral functions can be assigned to any GPIO. For details, refer to Table 5 on page 10. For more details on SuperMux configuration and control, refer to "SuperMux Wizard for CYW20719" user guide.

The list below details the GPIOs that are available on the CYBT-423028-02 module:

^D P0-P2, P4, P6, P7, P16, P17, P25, P26, P29, P33, and P38

□ P10/P11 (Double bonded connection on the CYBT-423028-02 module, only one of two is available)

□ P13/P23/P28 (Triple bonded connection on the CYBT-423028-02 module, only one of three is available)

D P15/XTALI_32K (Double bonded pin on the CYBT-423028-02 module, only one of two is available)

□ P34/P35/P36 (Triple bonded pin on the CYBT-423028-02 module, only one of three is available)

 $\ensuremath{\square}$ P19, P20 and P39 are reserved for system use. Do not use these three GPIOs.

For GPIOs highlighted as double or triple bonded connections, only one of the connections can be used at a given time. When a certain GPIO is selected, the other GPIOs bonded to the same connection must be configured to input with output disable.



PWM

The CYBT-423028-02 has six internal PWMs, labeled PWM0-5. The PWM module consists of the following:


Each of the six PWM channels contains the following registers:

- □ 16-bit initial value register (read/write)
- □ 16-bit toggle register (read/write)
- □ 16-bit PWM counter value register (read)
- PWM configuration register shared among PWM0–5 (read/write). This 18-bit register is used:
 - □ To configure each PWM channel
 - □ To select the clock of each PWM channel
 - □ To change the phase of each PWM channel

The application can access the PWM module through the FW driver.

Figure 13 shows the structure of one PWM channel.

Figure 13. PWM Block Diagram





PDM Microphone

The CYBT-423028-02 accepts a $\Sigma\Delta$ -based one-bit pulse density modulation (PDM) input stream and outputs filtered samples at either 8 kHz or 16 kHz sampling rates. The PDM signal derives from an external kit that can process analog microphone signals and generate digital signals. The PDM input shares the filter path with the auxADC.

Two types of data rates can be supported:

- ∎ 8 kHz
- 16 kHz

The external digital microphone takes in a 2.4 MHz clock generated by the CYBT-423028-02 and outputs a PDM signal which is registered by the PDM interface with either the rising or falling edge of the 2.4 MHz clock selectable through a programmable control bit. The design can accommodate two simultaneous PDM input channels, so stereo voice is possible.

Note Subject to the driver support in WICED Studio.

I²S Interface

The CYBT-423028-02 supports a single I²S digital audio port. with both master and slave modes. The I²S signals are:

- I²S Clock: I²S SCK
- I²S Word Select: I²S WS
- I²S Data Out: I²S DO
- I²S Data In: I²S DI

 I^2S SCK and I^2S WS become outputs in master mode and inputs in slave mode, while I^2S DO always stays as an output. The channel word length is 16 bits and the data is justified so that the MSN of the left-channel data is aligned with the MSB of the I^2S bus, per I^2S Specifications. The MSB of each data word is transmitted one bit clock cycle after the I^2S WS transition, synchronous with the falling edge of bit clock. Left Channel data is transmitted when I^2S WS is low, and right-channel data is transmitted when I^2S WS is high. Data bits sent by the CYBT-423028-02 are synchronized with the falling edge of I^2S SCK and should be sampled by the receiver on the rising edge of the I^2S SCK.

Note The PCM interface shares HW with the I²S interface and only one can be used at a given time.

PCM Interface

The CYBT-423028-02 includes a PCM interface that can connect to linear PCM codec devices in master or slave mode. In master mode, the CYBT-423028-02 generates the PCM_CLK and PCM_SYNC signals. In slave mode, these signals are provided by another master on the PCM interface and are inputs to the CYBT-423028-02. The configuration of the PCM interface may be adjusted by the host through the use of vendor-specific HCI commands.

Note The PCM interface shares HW with the I²S interface and only one can be used at a given time.

Slot Mapping

The CYBT-423028-02 supports up to three simultaneous full-duplex SCO or eSCO channels through the PCM Interface. These three channels are time-multiplexed onto the single PCM interface by using a time-slotting scheme where the 8 kHz or 16 kHz audio sample interval is divided into as many as 16 slots. The number of slots is dependent on the selected interface rate (128 kHz, 512 kHz, or 1024 kHz). The corresponding number of slots for these interface rate is 1, 2, 4, 8, and 16, respectively. Transmit and receive PCM data from an SCO channel is always mapped to the same slot. The PCM data output driver tristates its output on unused slots to allow other devices to share the same PCM interface signals. The data output driver tristates its output after the falling edge of the PCM clock during the last bit of the slot.

Frame Synchronization

The CYBT-423028-02 supports both short- and long-frame synchronization in both master and slave modes. In short frame synchronization mode, the frame synchronization signal is an active-high pulse at the audio frame rate that is a single-bit period in width and is synchronized to the rising edge of the bit clock. The PCGM slave looks for a high on the falling edge of the bit clock and expects the first bit of the first slot to start at the next rising edge of the clock. In long-frame synchronization mode, the frame synchronization signal is again an active-high pulse at the audio frame rate; however, the duration is three bit periods and the pulse starts coincident with the first bit of the first slot.

Data Formatting

The CYBT-423028-02 may be configured to generate and accept several different data formats. For conventional narrow band speech mode, the CYBT-423028-02 uses 13 of the 16 bits in each PCM frame. The location and order of these 13 bits can be configured to support various data formats on the PCM interface. The remaining three bits are ignored on the input and may be filled with 0s, 1s, a sign bit, or a programmed value on the output. The default format is 13-bit 2's complement data, left justified, and clocked MSB first.



Burst PCM Mode

In this mode of operation, the PCM bus runs at a significantly higher rate of operation to allow the host to duty cycle its operation and save current. In this mode of operation, the PCM bus can operate at a rate of up to 24 MHz. This mode of operation is initiated with an HCI command from the host.

Security Engine

The CYBT-423028-02 includes a hardware security accelerator which greatly decreases the time required to perform typical security operations. Access to the hardware block is provided via a firmware interface.

This security engine includes:

- Public key acceleration (PKA) cryptography
- AES-CTR/CBC-MAC/CCM acceleration
- SHA2 message hash and HMAC acceleration
- RSA encryption and decryption of modulus sizes up to 2048 bits
- Elliptic curve Diffie-Hellman in prime field GF(p)

Note Security Engine is used only by the Bluetooth stack to reduce CPU overhead. It is not available for application use.

Random Number Generator

This hardware block is used for key generation for Bluetooth.

Note Availability for use by the application is subject to the support in WICED Studio.

Note The Random Number Generator block must be warmed up prior to use. A delay of 500 ms from cold boot is necessary prior to using the Random Number Generator.



Power Modes

The CYBT-423028-02 support the following HW power modes are supported:

- Active mode Normal operating mode in which all peripherals are available and the CPU is active.
- Idle mode In this mode, the CPU is in "Wait for Interrupt" (WFI) and the HCLK, which is the high frequency clock derived from the main crystal oscillator is running at a lower clock speed. Other clocks are active and the state of the entire chip is retained.
- Sleep mode In this mode, CPU is in WFI and the HCLK is not running. The PMU determines if the other clocks can be turned off and does accordingly. State of the entire chip is retained, the internal LDOs run at a lower voltage (voltage is managed by the PMU), and SRAM is retained.
- PDS mode This mode is an extension of the PMU Sleep wherein most of the peripherals such as UART and SPI are turned off. The entire memory is retained, and on wakeup the execution resumes from where it paused.
- Shut Down Sleep (SDS) Everything is turned off except the IO Power Domain, RTC, and LPO. The device can come out of this mode either due to BT activity or by an external interrupt. Before going into this mode, the application can store some bytes of data into "Always On RAM" (AON). When the device comes out of this mode, the data from AON is restored. After waking from SDS, the application will start from the beginning (warmboot) and has to restore its state based on information stored in AON. In the SDS mode, a single BT task with no data activity, such as an ACL connection, BLE connection, or BLE advertisement can be performed.
- HIDOFF (Timed-Wake) mode The device can enter this mode asynchronously, that is, the application can force the device into this mode at any time. IO Power Domain, RTC, and LPO are the only active blocks. A timer that runs off the LPO is used to wake the device up after a predetermined fixed time.
- HIDOFF (External Interrupt-Waked) mode This mode is similar to Timed-Wake, but in HID-off mode even the LPO and RTC are turned off. So, the only wakeup source is an external interrupt.

Transition between power modes is handled by the on-chip firmware with host/application involvement. See the Firmware Section for details.

Firmware

The CYBT-423028-02 ROM firmware runs on a real time operating system and handles the programming and configuration of all on-chip hardware functions as well as the BT/LE baseband, LM, HCI, GATT, ATT, L2CAP and SDP layers. The ROM also includes drivers for on-chip peripherals as well as handling on-chip power management functions including transitions between different power modes.

The CYBT-423028-02 is fully supported by the Cypress WICED Studio platform. WICED releases provide latest ROM patches, drivers, and sample applications allowing customized applications using the CYBT-423028-02 to be built quickly and efficiently.

Refer to WICED Technical Brief and CYBT-423028-02 Product Guide for details on the firmware architecture, driver documentation, power modes and how to write applications/profiles using the CYBT-423028-02.



Electrical Characteristics

The absolute maximum ratings in the following table indicate levels where permanent damage to the device can occur, even if these limits are exceeded for only a brief duration. Functional operation is not guaranteed under these conditions. Operation at absolute maximum conditions for extended periods can adversely affect long-term reliability of the device.

Table 10. Silicon Absolute Maximum Ratings

Paguiroment Peremeter	Specification				
Requirement Parameter	Min	Nom	Мах	Unit	
Maximum Junction Temperature	-	_	125	°C	
VDD IO	-0.5	_	3.795	V	
VDD RF	-0.5	_	1.38	V	
VDDBAT3V	-0.5	_	3.795	V	
DIGLDO_VDDIN1P5	-0.5	_	1.65	V	
RFLDO_VDDIN1P5	-0.5	_	1.65	V	
PALDO_VDDIN_5V	-0.5	_	3.795	V	
MIC_AVDD	-0.5	_	3.795	V	

Table 11. ESD/Latchup

Requirement Parameter		Unit		
Requirement Farameter	Min	Nom	Мах	Unit
ESD Tolerance HBM (Silicon)	-2000	-	2000	V
ESD Tolerance CDM (Silicon)	-500	-	500	V
Latch-up	_	200	_	mA

Table 12. Power Supply Specifications

Parameter	Conditions	Min	Тур	Мах	Unit
V _{DD} Input	Module Input	1.76	3.0	3.63	V
V _{DD} Ripple	Module Input	_	-	100	mV
V _{BAT} Input	Internal to Module (not accessible)	1.90	3.0	3.6	V
PMU Turn-on Time	V _{BAT} is ready	_	-	300	μs

The CYBT-423028-02 uses an onboard low voltage detector to shut down the part when supply voltage (VDD) drops below operating range.

Table 13. Power Supply Shut Down Specifications

Parameter	Min	Тур	Мах	Unit
V _{SHUT}	1.625	1.7	1.76	V



Table 14. Bluetooth, BLE, BR, and EDR Current Consumption

Parameter	Description	Silicon or Module Parameter	Тур	Unit
HCI	48 MHz with Pause	Silicon	1.1	mA
HCI	48 MHz without Pause	Silicon	2.2	mA
RX	Continuous RX	Silicon	5.9	mA
ТХ	Continuous TX - 0 dBm	Silicon	5.6	mA
PDS	-	Silicon	6.1	μA
HID-Off (SDS)	32 kHz XTAL and 16 KB Retention RAM on	Silicon	1.6	μA
Advertising	Unconnectable - 1 second	Silicon	14	μA
Advertising	Connectable Undirected - 1 second	Silicon	17	μA
Page Scan - PDS	Interlaced - R1	Silicon	122	μA
Sniff - PDS	500 ms Sniff, 1 attempt, 0 timeout - Master	Silicon	132	μA
Sniff - PDS	500 ms Sniff, 1 attempt, 0 timeout - Slave	Silicon	138	μA
Bidirectional Data Exchange	Continuous DM5 or DH5 packets - Master or Slave	Silicon	6.9	mA
Bluetooth Low Energy (BLE,	, 0 dBm)			
RX Peak	Peak RX current	Module	8.8	mA
TX Peak	Peak TX Current	Module	11.2	mA
PDS	-	Module	6.9	μA
HID-Off (SDS)	-	Module	5.9	μA
Advertising - SDS	Connectable Undirected - 1 second	Module	36	μA
LE Connection - SDS	Slave - 1 second	Module	26	μA
Bluetooth Classic (BR, EDR,	0 dBm)		1	1
IDLE	Module is idle, non-discoverable and non-connectable	Module	4	μA
Iscan	Inquiry scan (1.28 seconds)	Module	135	μA
Pscan	Page scan (1.28 seconds)	Module	135	μA
IScan+Pscan	Inquiry scan + Page Scan (1.28 seconds)	Module	320	μA
Connected	Connected with no data transfer	Module	4.52	mA
Connected + Pscan	Connected with no data transfer + Page Scan (1.28 seconds)	Module	4.56	mA
Connected + IScan + Pscan	Connected with no data transfer + Inquiry Scan (1.28 seconds) + Page Scan (1.28 seconds)	Module	4.62	mA
Connected + SNIFF	Connected with no data transfer + SNIFF (500 ms)	Module	2.1	mA
Connected + SNIFF+ IScan+ Pscan	Connected with no data transfer + SNIFF (500 ms) + Inquiry Scan and Page Scan 1.28 seconds	Module	2.15	mA
TX_BR	Data transfer @115200 baud rate	Module	9.2	mA
TX+SNIFF_BR	Data transfer @115200 baud rate + Sniff (500 ms)	Module	4.1	mA



Core Buck Regulator

Table 15. Silicon Core Buck Regulator

Parameter	Conditions	Min.	Тур.	Max.	Unit
Input supply voltage DC, V _{BAT}	DC voltage range inclusive of disturbances	1.90	3.0	3.63	V
CBUCK output current	LPOM only	-	-	65	mA
Output voltage range	Programmable, 30 mV/step default = 1.2V (bits = 0000)	1.2	1.26	1.5	V
Output voltage DC accuracy	Includes load and line regulation	-4	-	+4	%
LPOM efficiency (high load)	-	-	85	-	%
LPOM efficiency (low load)	-	-	80	-	%
Input supply voltage ramp-up time	0 to 3.3V	40	-	-	μs

Minimum capacitor value refers to residual capacitor value after taking into account part-to-part tolerance, DC-bias, temperature, and aging.

Maximum capacitor value refers to the total capacitance seen at a node where the capacitor is connected. This also includes any decoupling capacitors connected at the load side, if any.



Digital LDO

Table 16. Digital LDO

Parameter	Conditions	Min.	Тур.	Max.	Unit
Input supply voltage, Vin	Minimum Vin = Vo + 0.12V requirement must be met under maximum load.	1.2	1.2	1.6	V
Nominal output voltage, Vo	Internal default setting	-	1.1	-	V
Dropout voltage	At maximum load	-	-	120	mV

Digital I/O Characteristics

Table 17. Digital I/O Characteristics

Characteristics	Symbol	Minimum	Typical	Maximum	Unit
Input low voltage (V _{DD} = 3V)	V _{IL}	_	-	0.8	V
Input high voltage (V _{DD} = 3V)	V _{IH}	2.4	_	-	V
Input low voltage (V _{DD} = 1.8V)	V _{IL}	-	_	0.4	V
Input high voltage (V _{DD} = 1.8V)	V _{IH}	1.4	_	-	V
Output low voltage	V _{OL}	_	-	0.45	V
Output high voltage	V _{OH}	V _{DDO} - 0.45V	-	-	V
Input low current	I _{IL}	-	_	1.0	μA
Input high current	I _{IH}	-	_	1.0	μA
Output low current (V_{DD} = 3V, V_{OL} = 0.5V)	I _{OL}	_	-	8.0	mA
Output low current (V_{DD} = 1.8V, V_{OL} = 0.5V)	I _{OL}	_	-	4.0	mA
Output high current (V _{DD} = 3V, V _{OH} = 2.55V)	I _{OH}	_	-	8.0	mA
Output high current (V _{DD} = 1.8V, V _{OH} = 1.35V)	I _{ОН}	_	-	4.0	mA
Input capacitance	C _{IN}	_	_	0.4	pF



ADC Electrical Characteristics

Table 18. Electrical Characteristics

Power down current - At room temperature - 1 - μA ADC core Specification - - 0.85 - V ADC fores specification - - 12 - MHz ADS campling clock - - 12 - MHz Absolute error - Includes gain error, offset and distortion. Without factory calibration. - - 12 - MHz Absolute error - Includes gain error, offset and distortion. After factory calibration. - - - 2 % ENOB - For audio application 12 13 - Bit For static measurement 10 - - 16 - - ADC input full scale FS For audio application 8 16 - Hz Signal bandwidth - For audio application 10 - - - - - - - - - - - <th>Parameter</th> <th>Symbol</th> <th>Conditions/Comments</th> <th>Min</th> <th>Тур</th> <th>Мах</th> <th>Unit</th>	Parameter	Symbol	Conditions/Comments	Min	Тур	Мах	Unit
ADC Core Specification V _{REF} From BG with ±3% accuracy - 0.85 - V ADC sampling clock - - - 12 - MHz Abc Sampling clock - - 12 - MHz Absolute error - Includes gain error, offset and distortion. Without factory calibration. - - 2 % ENOB - For static application 12 13 - Bit ADC input full scale FS For audio application 10 - - 4 ADC input full scale FS For audio application 8 16 - KHz Conversion rate - For static measurement 500 100 - 1 For static measurement 500 100 - To static measurement 500 100 - 10 - For static measurement 500 - 10 - To static measurement 500 - - 10 - For static measuremen	Current consumption	I _{TOT}	-	_	2	3	mA
ADC reference voltage V _{REF} From BG with ±3% accuracy - 0.85 - V ADC sampling clock - - - 12 - MHz Absolute error - Includes gain error, offset and distortion. Mitro utfactory calibration. - - 2 % ENOB - For audio application 12 13 - Bit ADC input full scale FS For audio application - 1.6 - - ADC input full scale FS For audio application - 1.6 - - - 3.6 - For static measurement 1.8 - 3.6 - For static measurement 50 100 - - Hz For static measurement 50 100 - - KWz Signal bandwidth - For audio application 10 - - KWz For static measurement - DC - - - KWz - -	Power down current	_	At room temperature	_	1	-	μA
ADC sampling clock - - 12 - MHz Absolute error - Includes gain error, offset and distortion. Without factory calibration. - - 2 % ENOB - For audio application 12 13 - Bit ENOB - For audio application 12 13 - Bit ADC input full scale FS For audio application - 1.6 - ADC input full scale FS For audio application - 1.6 - Conversion rate - For static measurement 1.8 - 3.6 Signal bandwidth - For audio application 8 16 - Input impedance R _{IN} For audio application 100 - - Startup time - For audio application 10 - - MIC PGA gain range - - For static measurement 500 - - MIC PGA gain range - <td< td=""><td>ADC Core Specification</td><td></td><td>·</td><td></td><td></td><td></td><td></td></td<>	ADC Core Specification		·				
Absolute error - Includes gain error, offset and distortion. Without factory calibration. - - 5 % ENOB - For audio application 12 13 - Bit ADC input full scale FS For audio application 10 - - 2 % Conversion rate - For static measurement 10 -	ADC reference voltage	V _{REF}	From BG with ±3% accuracy	_	0.85	_	V
distortion Without factory calibration. - - 2 % ENOB - For audio application 12 13 - Bit ENOB - For audio application 12 13 - Bit ADC input full scale FS For audio application - 1.6 - - ADC input full scale FS For audio application - 1.6 - - Conversion rate - For audio application 8 16 - KHz Signal bandwidth - For static measurement 50 1000 - - Input impedance Rin For audio application 20 - 8K - <td>ADC sampling clock</td> <td>_</td> <td>-</td> <td>-</td> <td>12</td> <td>-</td> <td>MHz</td>	ADC sampling clock	_	-	-	12	-	MHz
Instant (1) Instant (1) <thinstant (1)<="" th=""> <thinstant (1)<="" th=""></thinstant></thinstant>	Absolute error	_	Includes gain error, offset and distortion. Without factory calibration.	-	-	5	%
$\begin{tabular}{ c c c c c } \hline For static measurement & 10 & - & - & - & - & - & - & - & - & - & $			Includes gain error, offset and distortion. After factory calibration.	-	-	2	%
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	ENOB	_	For audio application	12	13	-	Bit
For static measurement 1.8 - 3.6 Conversion rate - For audio application 8 16 - kHz Signal bandwidth - For static measurement 50 100 - kHz Signal bandwidth - For audio application 20 - 8K Hz Input impedance RiN For audio application 10 - - KW For static measurement 500 0 - - KW Startup time - For audio application - 10 - ms MIC PGA Specifications - - 0 - 42 dB MIC PGA gain range - - 1 - 48 MIC PGA gain range - 1 - 1 48 PGA input referred noise - At 42 dB PGA gain A-weighted - - 4 µV Passband gain flatness - PGA and ADC, 100 Hz-4 kHz -0.5 -			For static measurement	10	-	-	
Conversion rate-For audio application816-KHzSignal bandwidth-For static measurement50100-8KHzSignal bandwidth-For audio application20-8KHzInput impedanceRiNFor audio application10KWFor static measurement500KWStartup time-For audio application-10-msFor static measurement500MCMSMIC PGA Specifications-10-msMIC PGA gain range0-42dBMIC PGA gain step1-dBMIC PGA gain range1-dBMIC PGA gain range1-dBMIC PGA gain step1-dBMIC PGA gain reror-Includes part-to-part gain variation-1-1PGA input referred noise-At 42 dB PGA gain A-weighted0.5dBMIC Bias Specifications-PGA and ADC, 100 Hz-4 kHz-0.5-0.5dBMIC bias loading currentAt 2.5V supply-2.1-VMIC bias loading current3mAMIC bias noise-Refers to PGA input 20 Hz to 8 kHz, A-weighteddB	ADC input full scale	FS	For audio application	_	1.6	_	
For static measurement50100-Signal bandwidth-For audio application20-8KHzFor static measurement-DCKWInput impedance R_{IN} For audio application10Startup time-For audio application10msFor static measurement500WWStartup time-For audio application-10-msMIC PGA Specifications0-42dBMIC PGA gain range1-dBMIC PGA gain step1-dBMIC PGA gain step1-dBMIC PGA gain step1-dBMIC PGA gain step1-dBMIC PGA gain flatness-PGA and ADC, 100 Hz-4 KHz-0.5-0.5dBMIC Bias SpecificationsAt 2.5V supply-2.1-VMIC bias loading current3mAMIC bias noise-Refers to PGA input 20 Hz to R kHz, A-weighted3mAMIC bias PSRR-at 1 kHz40dBADC SNR3 dBFS input 0 dB PGA gain74dB </td <td></td> <td></td> <td>For static measurement</td> <td>1.8</td> <td>_</td> <td>3.6</td> <td></td>			For static measurement	1.8	_	3.6	
	Conversion rate	_	For audio application	8	16	_	kHz
$\begin{tabular}{ c c c c } \hline For static measurement & - & DC & - \\ \hline For static measurement & 10 & - & - \\ \hline For static measurement & 500 & - & - \\ \hline For static measurement & 500 & - & 10 & - \\ \hline For static measurement & - & 20 & - & \mus \\ \hline For static measurement & - & 20 & - & \mus \\ \hline MIC PGA Specifications & & & & & & & & & & & & & & & & & & &$			For static measurement	50	100	_	
$ \begin{array}{c c c c c c } \mbox{Input impedance} & R_{\rm IN} & For audio application & 10 & - & - & \\ \hline For static measurement & 500 & - & - & \\ \hline For audio application & - & 10 & - & ms \\ \hline For static measurement & - & 20 & - & \mus \\ \hline For static measurement & - & 20 & - & \\ \hline For static measurement & - & 20 & - & \\ \hline For static measurement & - & 20 & - & \\ \hline For static measurement & - & 10 & - & \\ \hline MIC PGA spain range & - & - & 0 & - & 1 & - & dB \\ \hline MIC PGA gain step & - & - & 1 & - & 1 & \\ \hline MIC PGA gain error & - & Includes part-to-part gain variation & -1 & - & 1 & \\ \hline PGA input referred noise & - & At 42 dB PGA gain A-weighted & - & - & 4 & \\ \hline MIC bias soutput voltage & - & PGA and ADC, 100 Hz-4 kHz & -0.5 & - & 0.5 & dB \\ \hline MIC bias soutput voltage & - & At 2.5V supply & - & 2.1 & - & V \\ \hline MIC bias loading current & - & - & - & 3 & mA \\ \hline MIC bias noise & & Refers to PGA input 20 Hz to & - & - & 3 & mA \\ \hline MIC bias PSRR & - & at 1 kHz & 40 & - & - & dB \\ \hline ADC SNR & - & A-weighted 0 dB PGA gain & 78 & - & - & dB \\ \hline ADC THD + N & - & -3 dBFS input 0 dB PGA gain & 74 & - & - & dB \\ \hline GPIO input voltage & & Always lower than avddBAT & - & - & 1 & k\Omega \\ \hline \ For source impedance[4] & - & Resistance & - & - & - & 1 & k\Omega \\ \hline \ \ \end{tabular}$	Signal bandwidth	_	For audio application	20	_	8K	Hz
For static measurement500Startup time-For audio application-10-msFor static measurement-20- μ sMIC PGA SpecificationsMIC PGA gain range0-42dBMIC PGA gain step1-dBMIC PGA gain step1-dBMIC PGA gain step1-dBMIC PGA gain rom-Includes part-to-part gain variation-1-1dBPGA input referred noise-At 42 dB PGA gain A-weighted0.5dBMIC Bias SpecificationsMIC bias output voltage-At 2.5V supply-2.1-VMIC bias loading current3mAMIC bias noise-Refers to PGA input 20 Hz to 8 kHz, A-weighteddBADC SNR-at 1 kHz40dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO input voltageAlways lower than avddBAT3.6VGPIO source impedance ^[4] -Resistance1kΩ			For static measurement	_	DC	_	
Startup time-For audio application-10-msFor static measurement-20- μ sMIC PGA SpecificationsMIC PGA gain range0-42dBMIC PGA gain step0-42dBMIC PGA gain step1-dBMIC PGA gain stepIncludes part-to-part gain variation-1-1dBPGA input referred noise-At 42 dB PGA gain A-weighted0.5-0.5dBMIC Bias Specifications-PGA and ADC, 100 Hz-4 kHz-0.5-0.5dBMIC bias output voltage-At 2.5V supply-2.1-VMIC bias loading current3 μV MIC bias noise-at 1 kHz400dBMIC bias PSRR-at 1 kHz400dBADC SNR-3 dBFS input 0 dB PGA gain78dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO input voltageAlways lower than avddBAT1k Ω VGPIO source impedance ^[4] -Resistance1k Ω	Input impedance	R _{IN}	For audio application	10	_	_	KW
For static measurement-20- μ sMIC PGA SpecificationsMIC PGA gain range0-422dBMIC PGA gain step1-dBMIC PGA gain step1-dBMIC PGA gain error-Includes part-to-part gain variation-1-1dBPGA input referred noise-At 42 dB PGA gain A-weighted4 μ VPassband gain flatness-PGA and ADC, 100 Hz-4 kHz-0.5-0.5dBMIC Bias SpecificationsMIC bias output voltage-At 2.5V supply-2.1-VMIC bias loading current3mAMIC bias noise-Refers to PGA input 20 Hz to 8 kHz, A-weighteddBADC SNR-at 1 kHz40dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO input voltageAlways lower than avddBAT1kΩ			For static measurement	500	_	_	
MIC PGA SpecificationsMIC PGA gain range0-42dBMIC PGA gain step1-dBMIC PGA gain step1-dBMIC PGA gain error-Includes part-to-part gain variation-1-1dBPGA input referred noise-At 42 dB PGA gain A-weighted4 μV Passband gain flatness-PGA and ADC, 100 Hz-4 kHz-0.5-0.5dBMIC Bias SpecificationsMIC bias output voltage-At 2.5V supply-2.1-VMIC bias loading current3mAMIC bias noise-Refers to PGA input 20 Hz to 8 kHz, A-weighted3 μV MIC bias PSRR-at 1 kHz40dBADC SNR-A-weighted 0 dB PGA gain78dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO source impedance ^[4] -Resistance1kΩ	Startup time	_	For audio application	_	10	_	ms
MIC PGA gain range0-42dBMIC PGA gain step1-dBMIC PGA gain stepIncludes part-to-part gain variation-1-1dBPGA input referred noise-At 42 dB PGA gain A-weighted4 μV Passband gain flatness-PGA and ADC, 100 Hz-4 kHz-0.5-0.5dBMIC bias output voltage-At 2.5V supply-2.1-VMIC bias loading current3mAMIC bias noise-Refers to PGA input 20 Hz to 8 kHz, A-weighted3 μV MIC bias PSRR-at 1 kHz40dBADC SNR-A-weighted 0 dB PGA gain78dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO source impedance ^[4] -Resistance1kΩ			For static measurement	_	20	_	μs
MIC PGA gain step1-dBMIC PGA gain error-Includes part-to-part gain variation-1-1dBPGA input referred noise-At 42 dB PGA gain A-weighted4 μV Passband gain flatness-PGA and ADC, 100 Hz-4 kHz-0.5-0.5dBMIC Bias SpecificationsMIC bias output voltage-At 2.5V supply-2.1-VMIC bias loading current3mAMIC bias noise-Refers to PGA input 20 Hz to 8 kHz, A-weighted3 μV MIC bias PSRR-at 1 kHz40dBADC SNR3 dBFS input 0 dB PGA gain78dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO input voltageAlways lower than avddBAT1kΩ	MIC PGA Specifications		· · · · · · · · · · · · · · · · · · ·		1		
MIC PGA gain error-Includes part-to-part gain variation-1-1dBPGA input referred noise-At 42 dB PGA gain A-weighted4 μV Passband gain flatness-PGA and ADC, 100 Hz-4 kHz-0.5-0.5dBMIC Bias SpecificationsMIC bias output voltage-At 2.5V supply-2.1-VMIC bias loading current3mAMIC bias noise-Refers to PGA input 20 Hz to 8 kHz, A-weighted3 μV MIC bias PSRR-at 1 kHz40dBADC SNR3 dBFS input 0 dB PGA gain78dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO input voltageAlways lower than avddBAT1k Ω	MIC PGA gain range	_	-	0	-	42	dB
PGA input referred noise-At 42 dB PGA gain A-weighted4 μV Passband gain flatness-PGA and ADC, 100 Hz-4 kHz-0.5-0.5dBMIC Bias SpecificationsMIC bias output voltage-At 2.5V supply-2.1-VMIC bias loading current3mAMIC bias noise-Refers to PGA input 20 Hz to 8 kHz, A-weighted3 μV MIC bias PSRR-at 1 kHz40dBADC SNR-A-weighted 0 dB PGA gain78dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO input voltageAlways lower than avddBAT1 $k\Omega$	MIC PGA gain step	_	-	-	1	-	dB
Passband gain flatness-PGA and ADC, 100 Hz–4 kHz-0.5-0.5dBMIC Bias SpecificationsMIC bias output voltage-At 2.5V supply-2.1-VMIC bias loading current3mAMIC bias noise-Refers to PGA input 20 Hz to 8 kHz, A-weighted3μVMIC bias PSRR-at 1 kHz40dBADC SNR-A-weighted 0 dB PGA gain78dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO input voltageAlways lower than avddBAT1kΩ	MIC PGA gain error	_	Includes part-to-part gain variation	-1	-	1	dB
MIC Bias SpecificationsMIC bias output voltage-At 2.5V supply-2.1-VMIC bias loading current3mAMIC bias noise-Refers to PGA input 20 Hz to 8 kHz, A-weighted3μVMIC bias PSRR-at 1 kHz40dBADC SNR-A-weighted 0 dB PGA gain78dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO input voltageAlways lower than avddBAT1kΩ	PGA input referred noise	_	At 42 dB PGA gain A-weighted	-	-	4	μV
MIC bias output voltage-At 2.5V supply-2.1-VMIC bias loading current3mAMIC bias noise-Refers to PGA input 20 Hz to 8 kHz, A-weighted3 μV MIC bias PSRR-at 1 kHz40dBADC SNR-A-weighted 0 dB PGA gain78dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO input voltageAlways lower than avddBAT3.6VGPIO source impedance ^[4] -Resistance1k\Omega	Passband gain flatness	_	PGA and ADC, 100 Hz–4 kHz	-0.5	-	0.5	dB
MIC bias loading current3mAMIC bias noise-Refers to PGA input 20 Hz to 8 kHz, A-weighted3 μV MIC bias PSRR-at 1 kHz40dBADC SNR-A-weighted 0 dB PGA gain78dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO input voltageAlways lower than avddBAT3.6VGPIO source impedance1k\Omega	MIC Bias Specifications						
MIC bias noise-Refers to PGA input 20 Hz to $8 kHz, A-weighted$ 3 μV MIC bias PSRR-at 1 kHz40dBADC SNR-A-weighted 0 dB PGA gain78dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO input voltageAlways lower than avddBAT3.6VGPIO source impedance ^[4] -Resistance1k\Omega	MIC bias output voltage	_	At 2.5V supply	-	2.1	-	V
8 kHz, A-weighted-8 kHz, A-weighteddBMIC bias PSRR-at 1 kHz40dBADC SNR-A-weighted 0 dB PGA gain78dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO input voltageAlways lower than avddBAT3.6VGPIO source impedance ^[4] -Resistance1kΩ	MIC bias loading current	-	-	-	-	3	mA
ADC SNR-A-weighted 0 dB PGA gain78dBADC THD + N3 dBFS input 0 dB PGA gain74dBGPIO input voltageAlways lower than avddBAT3.6VGPIO source impedance ^[4] -Resistance1 $k\Omega$	MIC bias noise	_	Refers to PGA input 20 Hz to 8 kHz, A-weighted	-	-	3	μV
ADC THD + N - -3 dBFS input 0 dB PGA gain 74 - - dB GPIO input voltage Always lower than avddBAT - - 3.6 V GPIO source impedance ^[4] - Resistance - - 1 kΩ	MIC bias PSRR	_	at 1 kHz	40	-	-	dB
GPIO input voltage Always lower than avddBAT - - 3.6 V GPIO source impedance ^[4] - Resistance - - 1 kΩ	ADC SNR	_	A-weighted 0 dB PGA gain	78	-	-	dB
GPIO source impedance ^[4] – Resistance – – 1 $k\Omega$	ADC THD + N	_	–3 dBFS input 0 dB PGA gain	74	-	-	dB
	GPIO input voltage		Always lower than avddBAT	-	-	3.6	V
Capacitance – – 10 pF	GPIO source impedance ^[4]	_	Resistance	-	-	1	kΩ
			Capacitance	_	-	10	pF

Note 4. Conditional requirement for the measurement time of 10 μs. Relaxed with longer measurement time for each GPIO input channel.



Chipset RF Specifications

Table 19 and Table 20 apply to single-ended industrial temperatures. Unused inputs are left open.

Table 19. Chipset Receiver RF Specifications

Parameter	Mode and Conditions	Min	Тур	Мах	Unit
Frequency range	_	2402	_	2480	MHz
	GFSK, 0.1% BER, 1 Mbps	-	-92.0 ^[5]	_	dBm
RX sensitivity ^[5]	π/4-DQPSK, 0.01% BER, 2 Mbps	-	-94.0 ^[6]	_	dBm
	8-DPSK, 0.01% BER, 3 Mbps	-	-88.0 ^[6]	_	dBm
Maximum input	All data rates	-	_	-20	dBm
GFSK Modulation			<u> </u>		
C/I cochannel	GFSK, 0.1% BER ^[7]	-	_	11.0	dB
C/I 1 MHz adjacent channel	GFSK, 0.1% BER ^[8]	-	_	0	dB
C/I 2 MHz adjacent channel	GFSK, 0.1% BER ^[7]	-	_	-30.0	dB
$C/I \ge 3 \text{ MHz}$ adjacent channel	GFSK, 0.1% BER ^[9]	-	_	-40.0	dB
C/I image channel	GFSK, 0.1% BER ^[7]	-	_	-9.0	dB
C/I 1 MHz adjacent to image channel	GFSK, 0.1% BER ^[7]	-	-	-20.0	dB
QPSK Modulation			1		
C/I cochannel	π/4-DQPSK, 0.1% BER ^[7]	-	_	13.0	dB
C/I 1 MHz adjacent channel	π/4-DQPSK, 0.1% BER ^[8]	-	-	0	dB
C/I 2 MHz adjacent channel	π/4-DQPSK, 0.1% BER ^[7]	-	-	-30.0	dB
$C/I \ge 3 MHz$ adjacent channel	π/4-DQPSK, 0.1% BER ^[9]	-	-	-40.0	dB
C/I image channel	π/4-DQPSK, 0.1% BER ^[7]	-	-	-9.0	dB
C/I 1 MHz adjacent to image channel	π/4-DQPSK, 0.1% BER ^[7]	-	-	-20.0	dB
8PSK Modulation			1		
C/I cochannel	8-DPSK, 0.1% BER ^[7]	-	_	21.0	dB
C/I 1 MHz adjacent channel	8-DPSK, 0.1% BER ^[7]	-	-	5.0	dB
C/I 2 MHz adjacent channel	8-DPSK, 0.1% BER ^[7]	-	-	-25.0	dB
$C/I \ge 3 MHz$ adjacent channel	8-DPSK, 0.1% BER ^[9]	_	-	-33.0	dB
C/I image channel	8-DPSK, 0.1% BER ^[7]	-	-	0	dB
C/I 1 MHz adjacent to image channel	8-DPSK, 0.1% BER ^[7]	_	-	13	dB
Out-of-Band Blocking Performance	• (CW) ^[8]				
30 MHz to 2000 MHz	BDR GFSK 0.1% BER	-	-10.0	_	dBm
2000 MHz to 2399 MHz	BDR GFSK 0.1% BER	-	-27.0	_	dBm
2498 MHz to 3000 MHz	BDR GFSK 0.1% BER	-	-27.0	_	dBm
3000 MHz to 12.75 GHz	BDR GFSK 0.1% BER	-	-10.0	_	dBm
Inter-modulation Performance ^[10]					
BT, interferer signal level	BDR GFSK 0.1% BER	-	_	-39.0	dBm
Notes	1	1	I		1

Notes

5. Dirty TX is Off.

Up to 1 dB of variation may potentially be seen from typical sensitivity specs due to the chip, board and associated variations.
 The receiver sensitivity is measured at BER of 0.1% on the device interface.

8. Desired signal is 10 dB above the reference sensitivity level (defined as -70 dBm).

9. Desired signal is 3 dB above the reference sensitivity level (defined as -70 dBm).
10. Desired signal is -64 dBm Bluetooth-modulated signal, interferer 1 is -39 dBm sine wave at frequency f1, interferer 2 is -39 dBm Bluetooth modulated signal at frequency f2, f0 = 2 * f1 - f2, and |f2 - f1| = n * 1 MHz, where n is 3, 4, or 5. For the typical case, n = 4.



Table 19. Chipset Receiver RF Specifications (continued)

Parameter	meter Mode and Conditions		Тур	Мах	Unit
Spurious Emissions					
30 MHz to 1 GHz	-	-	-	-57.0	dBm
1 GHz to 12.75 GHz	-	—	_	-55.0	dBm

Notes 5. Dirty TX is Off.

Dirty TX is Off.
 Up to 1 dB of variation may potentially be seen from typical sensitivity specs due to the chip, board and associated variations.
 The receiver sensitivity is measured at BER of 0.1% on the device interface.
 Desired signal is 10 dB above the reference sensitivity level (defined as -70 dBm).
 Desired signal is 3 dB above the reference sensitivity level (defined as -70 dBm).
 Desired signal is -64 dBm Bluetooth-modulated signal, interferer 1 is -39 dBm sine wave at frequency f1, interferer 2 is -39 dBm Bluetooth modulated signal at frequency f2, f0 = 2 * f1 - f2, and |f2 - f1| = n * 1 MHz, where n is 3, 4, or 5. For the typical case, n = 4.

Parameter	Min	Тур	Max	Unit
Transmitter Section	ŀ			
Frequency range	2402	_	2480	MHz
Class 2: GFSK TX power	-	4.0	_	dBm
Class 2: EDR TX Power	-	0	_	dBm
20 dB bandwidth	-	930	1000	kHz
Adjacent Channel Power	·			
M – N = 2	-	_	-20	dBm
$ M - N \ge 3$	-	-	-40	dBm
Out-of-Band Spurious Emission	·			
30 MHz to 1 GHz	_	_	-36.0	dBm
1 GHz to 12.75 GHz	_	-	-30.0	dBm
1.8 GHz to 1.9 GHz	_	-	-47.0	dBm
5.15 GHz to 5.3 GHz	-	-	-47.0	dBm
LO Performance				
Initial carrier frequency tolerance	-75	_	+75	kHz
Frequency Drift				
DH1 packet	-25	_	+25	kHz
DH3 packet	-40	-	+40	kHz
DH5 packet	-40	-	+40	kHz
Drift rate	-20		20	kHz/50 μs
Frequency Deviation				
Average deviation in payload (sequence used is 00001111)	140	_	175	kHz
Maximum deviation in payload (sequence used is 10101010)	115	-	-	kHz
Channel spacing	_	1	-	MHz
Modulation Accuracy				
π /4-DQPSK Frequency Stability	-10	_	10	kHz
π /4-DQPSK RMS DEVM	-	-	20	%
π /4-QPSK Peak DEVM	_	-	35	%
π/4-DQPSK 99% DEVM	_	-	30	%

Table 20. Chipset Transmitter RF Specifications



Table 20. Chipset Transmitter RF Specifications (continued)

Parameter	Min	Тур	Max	Unit
8-DPSK frequency stability	-10	_	10	kHz
8-DPSK RMS DEVM	-	-	13	%
8-DPSK Peak DEVM	-	-	25	%
8-DPSK 99% DEVM	-	-	20	%
In-Band Spurious Emissions				
1.0 MHz < M – N < 1.5 MHz	-	_	-26	dBm
1.5 MHz < M – N < 2.5 MHz	-	-	-20	dBm
M – N > 2.5 MHz	-	-	-40	dBm

Table 21. BLE RF Specifications

Parameter	Conditions	Min	Тур	Max	
Frequency range	N/A	2402	-	2480	MHz
RX sensitivity (QFN) ^[11]	LE GFSK, 0.1% BER, 1 Mbps	-	-95.0 ^[12]	-	dBm
RX sensitivity (WLCSP) ^[11]	LE GFSK, 0.1% BER, 1 Mbps	-	-94.5 ^[12]	-	dBm
TX power	N/A	-	4.0	-	dBm
Mod Char: Delta F1 average	N/A	225	255	275	kHz
Mod Char: Delta F2 max ^[13]	N/A	99.9	-	-	%
Mod Char: Ratio	N/A	0.8	0.95	_	%

Notes

11. Dirty TX is Off.

12. Up to 1 dB of variation may potentially be seen from typical sensitivity specs due to the chip, board and associated variations.

13. At least 99.9% of all delta F2 max frequency values recorded over 10 packets must be greater than 185 kHz.

Table 22. CYBT-423028-02 GPS and GLONASS Band Spurious Emission

Parameter	Condition	Min	Тур	Мах	Unit
1570-1580 MHz	GPS	-	-160	-	dBm/Hz
1592-1610 MHz	GLONASS	-	-159	-	dBm/Hz




Timing and AC Characteristics

In this section, use the numbers listed in the **Reference** column of each table to interpret the following timing diagrams.

UART Timing

Table 23. UART Timing Specifications

Reference	Characteristics	Min	Тур	Мах	Unit
1	Delay time, UART_CTS_N low to UART_TXD valid.	-	-	1.50	Bit periods
2	Setup time, UART_CTS_N high before midpoint of stop bit.	-	-	0.67	Bit periods
3	Delay time, midpoint of stop bit to UART_RTS_N high.	-	-	1.33	Bit periods



SPI Timing

The SPI interface can be clocked up to 24 MHz.

Table 24 and Figure 15 show the timing requirements when operating in SPI Mode 0 and 2.

Table 24. SPI Mode 0 and 2

Reference	Characteristics	Min	Тур	Мах
1	Time from master assert SPI_CSN to first clock edge	45	-	ns
2	Hold time for MOSI data lines	12	½ SCK	ns
3	Time from last sample on MOSI/MISO to slave deassert SPI_INT	0	100	ns
4	Time from slave deassert SPI_INT to master deassert SPI_CSN	0	-	ns
5	Idle time between subsequent SPI transactions	1 SCK	-	ns









Figure 15. SPI Timing, Mode 0 and 2

Table 25 and Figure 1	6 show the timina	requirements when	operating in SPI M	ode 1 and 3.

Table 25. SPI Mode 1 and 3

Reference	Characteristics	Min	Тур	Max
1	Time from master assert SPI_CSN to first clock edge	45	-	ns
2	Hold time for MOSI data lines	12	½ SCK	ns
3	Time from last sample on MOSI/MISO to slave deassert SPI_INT	0	100	ns
4	Time from slave deassert SPI_INT to master deassert SPI_CSN	0	-	ns
5	Idle time between subsequent SPI transactions	1 SCK	_	ns

Figure 16. SPI Timing, Mode 1 and 3





I²C Compatible Interface Timing

The specifications in Table 26 references Figure 17.

Table 26. I²C Compatible Interface Timing Specifications (up to 1 MHz)

Reference	Characteristics	Min	Max	Unit
			100	
1	Clock frequency		400	
1	Clock frequency	_	800	kHz kHz ns ns ns ns ns ns ns ns ns ns
			1000	
2	START condition setup time	650	-	ns
3	START condition hold time	280	-	ns
4	Clock low time	650	_	ns
5	Clock high time	280	_	ns
6	Data input hold time ^[14]	0	_	ns
7	Data input setup time	100	_	ns
8	STOP condition setup time	280	_	ns
9	Output valid from clock	-	400	ns
10	Bus free time ^[15]	650	-	ns

Notes 14. As a transmitter, 125 ns of delay is provided to bridge the undefined region of the falling edge of SCL to avoid unintended generation of START or STOP conditions. 15. Time that the CBUS must be free before a new transaction can start.




Figure 17. I²C Interface Timing Diagram



Table 27. Timing for I²S Transmitters and Receivers

		Trans	mitter		Receiver					
Parameter	Lower Limit		Upper	Upper Limit		Lower Limit		Upper Limit		
	Min	Max	Min	Max	Min	Мах	Min	Max		
Clock Period T	T _{tr}	-	-	-	Tr	-	-	-	Note 16	
Master Mode: Clock generated	Master Mode: Clock generated by transmitter or receiver									
HIGH t _{HC}	0.35T _{tr}	-	-	-	0.35T _{tr}	-	-	-	Note 17	
LOW t _{LC}	0.35T _{tr}	-	_	_	0.35T _{tr}	_	_	_	Note 17	
Slave Mode: Clock accepted by	Slave Mode: Clock accepted by transmitter or receiver									
HIGH t _{HC}	-	0.35T _{tr}	-	-	-	0.35T _{tr}	-	-	Note 18	
LOW t _{LC}	-	0.35T _{tr}	-	-	-	0.35T _{tr}	-	-	Note 18	
Rise time t _{RC}	-	-	0.15T _{tr}	-	-	_		-	Note 19	
Transmitter			•	•	•			•	•	
Delay t _{dtr}	-	-	-	0.8T	-	-	-	-	Note 20	
Hold time t _{htr}	0	-	-	-	-	-	-	-	Note 19	
Receiver										
Setup time t _{sr}	-	-	-	-	0.2T _{tr}	-	-	-	Note 21	
Hold time t _{hr}	_	_	-	-	0.2T _{tr}	_	_	-	Note 21	

Notes

16. The system clock period T must be greater than T_{tr} and T_r because both the transmitter and receiver have to be able to handle the data transfer rate. 17. At all data rates in master mode, the transmitter or receiver generates a clock signal with a fixed mark/space ratio. For this reason, t_{HC} and t_{LC} are specified with respect to T.

18. In slave mode, the transmitter and receiver need a clock signal with minimum HIGH and LOW periods so that they can detect the signal. So long as the minimum


The instate hold, the transmitter and receiver heed a clock signal with minimum high and Low periods so that they can detect the signal. So bill as the minimum regime periods are greater than $0.35T_r$, any clock that meets the requirements can be used. 19. Because the delay (t_{dtr}) and the maximum transmitter speed (defined by T_{tr}) are related, a fast transmitter driven by a slow clock edge can result in t_{dtr} not exceeding t_{RC} which means t_{htr} becomes zero or negative. Therefore, the transmitter has to guarantee that t_{htr} is greater than or equal to zero, so long as the clock rise-time t_{RC} is not more than t_{RCmax} , where t_{RCmax} is not less than $0.15T_{tr}$. 20. To allow data to be clocked out on a falling edge, the delay is specified with respect to the rising edge of the clock signal and T, always giving the receiver sufficient extended to the receiver sufficient time.

setup time.

21. The data setup and hold time must not be less than the specified receiver setup and hold time.








T = Clock period

T_{tr} = Minimum allowed clock period for transmitter

T = T_{tr}

* t_{RC} is only relevant for transmitters in slave mode.

Figure 19. I²S Receiver Timing



T = Clock period

T_r = Minimum allowed clock period for transmitter

T > T,



Environmental Specifications

Environmental Compliance

This Cypress BLE module is produced in compliance with the Restriction of Hazardous Substances (RoHS) and Halogen-Free (HF) directives. The Cypress module and components used to produce this module are RoHS and HF compliant.

RF Certification

The CYBT-423028-02 module is certified under the following RF certification standards:

- FCC: WAP3028
- ISED: 7922A-3028
- MIC: 203-JN0834
- CE

Safety Certification

The CYBT-423028-02 module complies with the following safety regulations:

- Underwriters Laboratories, Inc. (UL): Filing E331901
- CSA
- TUV

Environmental Conditions

Table 28 describes the operating and storage conditions for the Cypress BLE module.

Table 28. Environmental Conditions for CYBT-423028-02

Description	Min Specification	Max Specification
Operating temperature	−30 °C	85 °C
Operating humidity (relative, non-condensation)	5%	85%
Thermal ramp rate	-	10 °C/minute
Storage temperature	-40 °C	85 °C
Storage temperature and humidity	_	85 °C at 85%
ESD: Module integrated into system Components ^[22]	_	15 kV Air 2.0 kV Contact

ESD and EMI Protection

Exposed components require special attention to ESD and electromagnetic interference (EMI).

A grounded conductive layer inside the device enclosure is suggested for EMI and ESD performance. Any openings in the enclosure near the module should be surrounded by a grounded conductive layer to provide ESD protection and a low-impedance path to ground.

Device Handling: Proper ESD protocol must be followed in manufacturing to ensure component reliability.



Regulatory Information

FCC

FCC NOTICE:

The device CYBT-423028-02 complies with Part 15 of the FCC Rules. The device meets the requirements for modular transmitter approval as detailed in FCC public Notice DA00-1407.transmitter Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

CAUTION:

The FCC requires the user to be notified that any changes or modifications made to this device that are not expressly approved by Cypress Semiconductor may void the user's authority to operate the equipment.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions,ê may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help

LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that FCC labelling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor FCC identifier for this product as well as the FCC Notice above. The FCC identifier is FCC ID: WAP3028.

In any case the end product must be labeled exterior with "Contains FCC ID: WAP3028".

ANTENNA WARNING:

This device is tested with a standard SMA connector and with the antenna listed in Table 7 on page 14. When integrated in the OEMs product, this fixed antenna requires installation preventing end-users from replacing them with non-approved antennas. Any antenna not in Table 7 must be tested to comply with FCC Section 15.203 for unique antenna connectors and Section 15.247 for emissions.

RF EXPOSURE:

To comply with FCC RF Exposure requirements, the Original Equipment Manufacturer (OEM) must ensure to install the approved antenna in the previous.

The preceding statement must be included as a CAUTION statement in manuals, for products operating with the approved antennas in Table 7, to alert users on FCC RF Exposure compliance. Any notification to the end user of installation or removal instructions about the integrated radio module is not allowed.

The radiated output power of CYBT-423028-02 with the integrated PCB trace antenna (FCC ID: WAP3028) is far below the FCC radio frequency exposure limits. Nevertheless, use CYBT-423028-02 in such a manner that minimizes the potential for human contact during normal operation.

End users may not be provided with the module installation instructions. OEM integrators and end users must be provided with transmitter operating conditions for satisfying RF exposure compliance.



ISED

Innovation, Science and Economic Development (ISED) Canada Certification

CYBT-423028-02 is licensed to meet the regulatory requirements of Innovation, Science and Economic Development (ISED) Canada.

License: IC: 7922A-3028

Manufacturers of mobile, fixed or portable devices incorporating this module are advised to clarify any regulatory questions and ensure compliance for SAR and/or RF exposure limits. Users can obtain Canadian information on RF exposure and compliance from www.ic.gc.ca.

This device has been designed to operate with the antennas listed in Table 7 on page 14, having a maximum gain of -0.5 dBi. Antennas not included in Table 7 or having a gain greater than -0.5 dBi are strictly prohibited for use with this device. The required antenna impedance is 50 Ω . The antenna used for this transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

ISED NOTICE:

The device CYBT-423028-02 including the built-in trace antenna complies with Canada RSS-GEN Rules. The device meets the requirements for modular transmitter approval as detailed in RSS-GEN. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

L'appareil CYBT-423028-02, y compris l'antenne intégrée, est conforme aux Règles RSS-GEN de Canada. L'appareil répond aux exigences d'approbation de l'émetteur modulaire tel que décrit dans RSS-GEN. L'opération est soumise aux deux conditions suivantes: (1) Cet appareil ne doit pas causer d'interférences nuisibles, et (2) Cet appareil doit accepter toute interférence reçue, y compris les interférences pouvant entraîner un fonctionnement indésirable.

ISED INTERFERENCE STATEMENT FOR CANADA

This device complies with Innovation, Science and Economic Development (ISED) Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Cet appareil est conforme à la norme sur l'innovation, la science et le développement économique (ISED) norme RSS exempte de licence. L'exploitation est autorisée aux deux conditions suivantes : (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

ISED RADIATION EXPOSURE STATEMENT FOR CANADA

This equipment complies with ISED radiation exposure limits set forth for an uncontrolled environment.

Cet équipement est conforme aux limites d'exposition aux radiations ISED prévues pour un environnement incontrôlé.

LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that ISED labelling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor IC identifier for this product as well as the ISED Notices above. The IC identifier is 7922A-3028. In any case, the end product must be labeled in its exterior with "Contains IC: 7922A-3028".

Le fabricant d'équipement d'origine (OEM) doit s'assurer que les exigences d'étiquetage ISED sont respectées. Cela comprend une étiquette clairement visible à l'extérieur de l'enceinte OEM spécifiant l'identifiant Cypress Semiconductor IC approprié pour ce produit ainsi que l'avis ISED ci-dessus. L'identificateur IC est 7922A-3028. En tout cas, le produit final doit être étiqueté dans son extérieur avec "Contient IC: 7922A-3028".



European Declaration of Conformity

Hereby, Cypress Semiconductor declares that the Bluetooth module CYBT-423028-02 complies with the essential requirements and other relevant provisions of Directive 2014. As a result of the conformity assessment procedure described in Annex III of the Directive 2014, the end-customer equipment should be labeled as follows:



All versions of the CYBT-423028-02 in the specified reference design can be used in the following countries: Austria, Belgium, Cyprus, Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Poland, Portugal, Slovakia, Slovenia, Spain, Sweden, The Netherlands, the United Kingdom, Switzerland, and Norway.

MIC Japan

CYBT-423028-02 is certified as a module with certification number 203-JN0834. End products that integrate CYBT-423028-02 do not need additional MIC Japan certification for the end product.

End product can display the certification label of the embedded module.

Model Name: EZ-BT WICED Module

Part Number: CYBT-423028-02

Manufactured by Cypress Semiconductor.





Packaging

Table 29. Solder Reflow Peak Temperature

Module Part Number	Package	Maximum Peak Temperature	Maximum Time at Peak Temperature	Maximum No. of Cycles
CYBT-423028-02	28-pad SMT	260 °C	30 seconds	2

Table 30. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Module Part Number	Package	MSL
CYBT-423028-02	28-pad SMT	MSL 3

The CYBT-423028-02 is offered in tape and reel packaging. Figure 20 details the tape dimensions used for the CYBT-423028-02.

Figure 20. CYBT-423028-02 Tape Dimensions

Item	W	A_0	\mathbf{B}_{0}	K	$\mathbf{P}_{\mathbf{i}}$	F	Е	\mathbf{D}_{0}	Р	\mathbf{P}_{0}	₽	Т
Measurement	24.0 ^{+0.30}	11.30 <mark>+0.10</mark> -010	11 211	2.10 +0.10 -0.10	CU.V	11.5 ^{+0.10} -0.10	1.75 ⁺⁰¹⁰	1.50 ^{+0.10}	16.0	4,00 ⁺⁰¹⁰ -010	2,00 ⁺⁰¹⁰ -010	0.30 ^{+0.05} -0.05




Figure 21 details the orientation of the CYBT-423028-02 in the tape as well as the direction for unreeling.

Figure 21. Component Orientation in Tape and Unreeling Direction








Figure 22 details reel dimensions used for the CYBT-423028-02.

Figure 22. Reel Dimensions



The CYBT-423028-02 is designed to be used with pick-and-place equipment in an SMT manufacturing environment. The center-of-mass for the CYBT-423028-02 is detailed in Figure 23.

Figure 23. CYBT-423028-02 Center of Mass



Top View (Seen from Top)



Ordering Information

Table 31 lists the CYBT-423028-02 part number and features. Table 31 also lists the target program for the respective module ordering codes. Table 32 lists the reel shipment quantities for the CYBT-423028-02.

Table 31. Ordering Information

Ordering Part Number	Max CPU Speed (MHz)	Size		UART	l ² C	SPI	l ² S	РСМ	PWM	ADC Inputs	GPIOs	Package	Packaging
CYBT-423028-02	96	1024	512	Yes	Yes	Yes	Yes	Yes	6	11	17	28-SMT	Tape and Reel

Table 32. Tape and Reel Package Quantity and Minimum Order Amount

Description	Minimum Reel Quantity	Maximum Reel Quantity	Comments
Reel Quantity	500	500	Ships in 500 unit reel quantities.
Minimum Order Quantity (MOQ)	500	-	_
Order Increment (OI)	500	_	_

The CYBT-423028-02 is offered in tape and reel packaging. The CYBT-423028-02 ships in a reel size of 500 units.

For additional information and a complete list of Cypress Semiconductor Bluetooth products, contact your local Cypress sales representative. To locate the nearest Cypress office, visit our website.

U.S. Cypress Headquarters Address	198 Champion Court, San Jose, CA 95134
U.S. Cypress Headquarter Contact Info	(408) 943-2600
Cypress website address	http://www.cypress.com



Acronyms

Table 33. Acronyms Used in this Document

Acronym	Description
BLE	Bluetooth Low Energy
Bluetooth SIG	Bluetooth Special Interest Group
CE	European Conformity
CSA	Canadian Standards Association
EMI	electromagnetic interference
ESD	electrostatic discharge
FCC	Federal Communications Commission
GPIO	general-purpose input/output
ISED	Innovation, Science and Economic Devel- opment (Canada)
IDE	integrated design environment
KC	Korea Certification
МІС	Ministry of Internal Affairs and Communications (Japan)
ΟΤΑ	Over-the-Air
РСВ	printed circuit board
RX	receive
QDID	qualification design ID
SMT	surface-mount technology; a method for producing electronic circuitry in which the components are placed directly onto the surface of PCBs
TCPWM	timer, counter, pulse width modulator (PWM)
TUV	Germany: Technischer Überwachungs-Verein (Technical Inspection Association)
ТΧ	transmit

Document Conventions

Units of Measure

Table 34. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
kV	kilovolt
mA	milliamperes
mm	millimeters
mV	millivolt
μA	microamperes
μm	micrometers
MHz	megahertz
GHz	gigahertz
V	volt



Document History Page

Document Title: CYBT-423028-02 EZ-BT™ WICED [®] Module Document Number: 002-23238							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
**	6106677	DSO	03/20/2018	Preliminary datasheet for CYBT-423028-02 module.			
*A	6413419	DSO	01/04/2019	Final datasheet for CYBT-423028-02 module. Updated Module Description to update Bluetooth QDID and Declaration ID. Updated References to add additional items. Updated Table 5 to outline final functions available with SuperMux Configurator. Updated Table 14 detailing module and silicon current consumption. Updated RF Certification, FCC, ISED, and MIC Japan to state final certification identification numbers. Added drawings for Figure 20, Figure 21, and Figure 23. Updated Acronyms: Added Over-the-Air (OTA).			



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2018-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form externally to end users (either directly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.