













TPS7A65-Q1

SLVSA98E -MAY 2010-REVISED MAY 2018

# TPS7A65-Q1 300-mA, 40-V, Low-Dropout Regulator With 25-µA Quiescent Current


### **Features**

- Low Dropout Voltage
  - 300 mV at  $I_{OUT} = 150$  mA
- 11-V to 40-V Wide Input Voltage Range With up to 45-V Transients
- 300-mA Maximum Output Current
- 25-µA (Typical) Ultralow Quiescent Current at Light Loads
- 3.3-V and 5-V Fixed Output Voltage With ±2% Tolerance
- Low-ESR Ceramic Output Stability Capacitor
- Integrated Fault Protection
  - Short-Circuit and Overcurrent Protection
  - Thermal Shutdown
- Low Input-Voltage Tracking
- Thermally Enhanced Power Package
  - 3-Pin TO-252 (KVU, DPAK)

# **Applications**

- **Qualified for Automotive Applications**
- Infotainment Systems With Sleep Mode
- **Body Control Modules**
- Always-On Battery Applications
  - Gateway Applications
  - Remote Keyless Entry Systems
  - **Immobilizers**

### **Typical Application Schematic**



# 3 Description


TPS7A65-Q1 low-dropout linear regulator is designed for low power consumption and quiescent current less than 25 µA in light-load applications. This device features integrated overcurrent protection and a design to achieve stable operation even with low-ESR ceramic output capacitors. A low-voltage tracking feature allows for a smaller input capacitor and can possibly eliminate the need of using a boost converter during cold crank conditions. Because of these features, this device is well-suited in power supplies for various automotive applications.

### **Device Information**(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS7A65-Q1	TO-252 (3)	6.60 mm × 6.10 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

### Typical Regulator Stability





T	al	٦l	<b>e</b> (	n	f (	C	٥r	٦ŧ	er	٦ŧ	S
	a	"	•	J		•	v		vı		

1	Features 1		7.3 Feature Description	9
2	Applications 1		7.4 Device Functional Modes	12
3	Description 1	8	Application and Implementation	13
4	Revision History2		8.1 Application Information	13
5	Pin Configuration and Functions		8.2 Typical Application	13
6	Specifications4	9	Power Supply Recommendations	15
•	6.1 Absolute Maximum Ratings	10	Layout	15
	6.2 ESD Ratings		10.1 Layout Guidelines	15
	6.3 Recommended Operating Conditions		10.2 Layout Example	18
	6.4 Thermal Information	11	Device and Documentation Support	19
	6.5 Electrical Characteristics5		11.1 Receiving Notification of Documentation Updates	19
	6.6 Dissipation Ratings 5		11.2 Community Resources	19
	6.7 Typical Characteristics		11.3 Trademarks	19
7	Detailed Description 9		11.4 Electrostatic Discharge Caution	19
	7.1 Overview		11.5 Glossary	19
	7.2 Functional Block Diagram9	12	Mechanical, Packaging, and Orderable Information	19


# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision D (December 2015) to Revision E	Page
•	Changed 4 V to 11 V in Input Voltage Range Features bullet	1
•	Changed V <sub>IN</sub> parameter min specifications to 11 V from 5.3 V and 3.6 V	5
•	Changed 4 V to 11 V in Input voltage range row in Design Parameters table	13
<u>•</u>	Changed 4 V to 40 V in first sentence of Power Supply Recommendations section	15
CI	hanges from Revision C (December 2011) to Revision D	Page
•	Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
CI	hanges from Revision B (November 2011) to Revision C	Page
•	Deleted the TPS7A6533QKVURQ1 device	1
•	Changed the Regulated Output Voltage (5.1). Added to Test Conditions "10mA to 300mA, V <sub>IN</sub> = V <sub>OUT</sub> + 1V to 16V"	5
CI	hanges from Revision A (November 2011) to Revision B	Page
•	Changed the θ <sub>JP</sub> value in the Abs Max Table From: 12.7 To: 1.2°C/W	4
CI	hanges from Original (May 2010) to Revision A	Page
•	Removed all KKT information.	4



# 5 Pin Configuration and Functions



**Pin Functions** 

	PIN	I/O	DESCRIPTION	
NO.	NAME	1/0	DESCRIPTION	
1	VIN	1	Input voltage pin: The unregulated input voltage is supplied to this pin. A bypass capacitor is connected between VIN pin and GND pin to dampen input line transients.	
2	GND	I/O	Ground pin: This is signal ground pin of the IC.	
3	VOUT	0	Regulated output voltage pin: This is a regulated voltage output ( $V_{OUT} = 3.3 \text{ V}$ or 5 V, as applicable) pin with a limitation on maximum output current. To achieve stable operation and prevent oscillation, an external output capacitor ( $C_{OUT}$ ) with low ESR is connected between this pin and the GND pin.	



# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>IN</sub>	Unregulated input <sup>(2)(3)</sup>		45	V
$V_{OUT}$	Regulated output		7	V
$\theta_{\sf JP}$	Thermal impedance junction to exposed pad		1.2	°C/W
T <sub>A</sub>	Operating ambient temperature		125	°C
T <sub>stg</sub>	Storage temperature	<del>-</del> 65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V

<sup>(1)</sup> AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

## 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V <sub>IN</sub>	Unregulated input voltage	11	40	<b>V</b>
$V_{EN}$	Enable pin voltage	4	40	V
TJ	Operating junction temperature	-40	150	°C

### 6.4 Thermal Information

			TPS7A65-Q1	
	THERMAL METRIC <sup>(</sup>	KVU (TO-252)	UNIT	
			3 PINS	
D	Junction-to-ambient thermal resistance	High-K profile <sup>(2)</sup>	29.3	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance	Low-K profile <sup>(3)</sup>	38.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	N/A	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance		8.2	°C/W
ΨЈТ	Junction-to-top characterization parameter		3.4	°C/W
ΨЈВ	Ψ <sub>JB</sub> Junction-to-board characterization parameter			°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance		1.1	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>2)</sup> Absolute negative voltage on these pins not to go below -0.3 V.

<sup>(3)</sup> Absolute maximum voltage for duration less than 480 ms.

<sup>(2)</sup> The thermal data is based on JEDEC standard high-K profile – JESD 51-5. The copper pad is soldered to the thermal land pattern. Also correct attachment procedure must be incorporated.

<sup>(3)</sup> The thermal data is based on JEDEC standard low-K profile – JESD 51-3. The copper pad is soldered to the thermal land pattern. Also correct attachment procedure must be incorporated.



# 6.5 Electrical Characteristics

 $V_{IN} = 14 \text{ V}, T_J = -40^{\circ}\text{C} \text{ to } +150^{\circ}\text{C} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTA	AGE (VIN PIN)				'	
M	lancit caltana	Fixed 5-V output, I <sub>OUT</sub> = 1 mA	11		40	V
$V_{IN}$	Input voltage	Fixed 3.3-V output, I <sub>OUT</sub> = 1 mA	11 40		V	
I <sub>QUIESCENT</sub>	Quiescent current	$V_{IN}$ = 8.2 V to 18 V, $I_{OUT}$ = 0.01 mA to 0.75 mA		25	40	μΑ
V <sub>IN-UVLO</sub>	Undervoltage lockout voltage	Ramp V <sub>IN</sub> down until output is turned OFF		3.16		V
V <sub>IN(POWERUP)</sub>	Power-up voltage	Ramp V <sub>IN</sub> up until output is turned ON		3.45		V
REGULATED	OUTPUT VOLTAGE (VOUT PIN)	•				
V <sub>OUT</sub>	Regulated output voltage	Fixed $V_{OUT}$ value (3.3 V or 5 V as applicable), $I_{OUT}$ = 10 mA, 10 mA to 300 mA, $V_{IN}$ = $V_{OUT}$ + 1 V to 16 V	-2%		2%	
AV. Line we wiletie		$V_{IN}$ = 6 V to 28 V, $I_{OUT}$ = 10 mA, $V_{OUT}$ = 5 V			15	mV
$\Delta V_{\text{LINE-REG}}$	Line regulation	$V_{IN}$ = 6 V to 28 V, $I_{OUT}$ = 10 mA, $V_{OUT}$ = 3.3 V			20	IIIV
		$I_{OUT}$ = 10 mA to 300 mA, $V_{IN}$ = 14 V, $V_{OUT}$ = 5 V			25	
$\Delta V_{LOAD\text{-REG}}$	Load regulation	$I_{OUT}$ = 10 mA to 300 mA, $V_{IN}$ = 14 V, $V_{OUT}$ = 3.3 V			35	mV
) (1)	Dropout voltage	I <sub>OUT</sub> = 250 mA			500	>/
V <sub>DROPOUT</sub> <sup>(1)</sup>	$(V_{IN} - V_{OUT})$	I <sub>OUT</sub> = 150 mA			300	mV
R <sub>SW</sub> <sup>(2)</sup>	Switch resistance	VIN to VOUT resistance			2	Ω
I <sub>OUT</sub>	Output current	V <sub>OUT</sub> in regulation	0		300	mA
I <sub>CL</sub>	Output current limit	V <sub>OUT</sub> = 0 V (VOUT pin is shorted to ground)	350		1000	mA
PSRR <sup>(2)</sup>	Davier avente single seizetien	$V_{\text{IN-RIPPLE}} = 0.5 \text{ Vpp}, I_{\text{OUT}} = 300 \text{ mA},$ frequency = 100 Hz, $V_{\text{OUT}} = 5 \text{ V}, V_{\text{OUT}} = 3.3 \text{ V}$	60			
POKK (=/	Power-supply ripple rejection	$V_{\text{IN-RIPPLE}} = 0.5 \text{ Vpp, I}_{\text{OUT}} = 300 \text{ mA,}$ frequency = 150 kHz, $V_{\text{OUT}} = 5 \text{ V, V}_{\text{OUT}} = 3.3 \text{ V}$	30		dB	
TEMPERATUR	RE					
T <sub>SHUTDOWN</sub>	Thermal shutdown trip point			165		°C
T <sub>HYST</sub>	Thermal shutdown hysteresis			10		٥C

<sup>(1)</sup> This test is done with  $V_{OUT}$  in regulation and  $V_{IN} - V_{OUT}$  parameter is measured when  $V_{OUT}$  (3.3 V or 5 V) drops by 100 mV at specified loads.


# 6.6 Dissipation Ratings

JEDEC STANDARD	PACKAGE	T <sub>A</sub> < 25°C POWER RATING (W)	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C (°C/W)	T <sub>A</sub> = 85°C POWER RATING (W)
JEDEC Standard PCB - low K, JESD 51-3	3-pin KVU	3.24	38.6	1.68
JEDEC Standard PCB - high K, JESD 51-5	3-pin KVU	4.27	29.3	2.22

<sup>(2)</sup> Specified by design; not tested.



# 6.7 Typical Characteristics




(1) Dropout voltage is measured when the output voltage drops by 100 mV from the regulated output voltage level. (For example, the drop out voltage for TPS7A6550 is measured when the output voltage drops down to 4.9 V from 5 V.)

Submit Documentation Feedback

Copyright © 2010–2018, Texas Instruments Incorporated





# **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**







# 7 Detailed Description

#### 7.1 Overview


The TPS7A65-Q1 is a monolithic low-dropout linear voltage regulator designed for low-power consumption and quiescent current less than 25  $\mu$ A in light-load applications. Because of an integrated fault protection, this device is well-suited in power supplies for various automotive applications.

This device is available in two fixed-output-voltage versions as follows:

- 5-V output version (TPS7A6550-Q1)
- 3.3-V output version (TPS7A6533-Q1)

See Feature Description for full descriptions of the features of the TPS7A65-Q1 voltage regulator.

# 7.2 Functional Block Diagram



### 7.3 Feature Description

# 7.3.1 Power Up

During power up, the regulator incorporates a protection scheme to limit the current through the pass element and output capacitor. When the input voltage exceeds a certain threshold  $(V_{IN(POWERUP)})$  level, the output voltage begins to ramp up; see Figure 15.

Copyright © 2010–2018, Texas Instruments Incorporated

## **Feature Description (continued)**




Figure 15. Power-Up Sequence

### 7.3.2 Charge-Pump Operation

This device has an internal charge pump that turns on or off depending on the input voltage and the output current. The charge pump switching circuitry does not cause conducted emissions to exceed required thresholds on the input voltage line. For a given output current, the charge pump stays on at lower input voltages and turns off at higher input voltages. The charge-pump switching thresholds are hysteretic. Figure 16 and Figure 17 show typical switching thresholds for the charge pump at light ( $I_{OUT}$  < approximately 2 mA) loads, respectively.




Figure 16. Charge-Pump Operation at Light Loads




Figure 17. Charge-Pump Operation at Heavy Loads



## Feature Description (continued)

#### 7.3.3 Low-Power Mode

At light loads and high input voltages ( $V_{IN}$  > approximately 8 V such that charge pump is off) the device operates in the low-power mode and the quiescent current consumption decreases to 25  $\mu$ A (typical) as shown in Table 1.

**Table 1. Typical Quiescent Current Consumption** 

I <sub>OUT</sub>	CHARGE PUMP ON	CHARGE PUMP OFF
I <sub>OUT</sub> < approximately 2 mA (light load)	250 μΑ	25 μA (low-power mode)
I <sub>OUT</sub> > approximately 2 mA (heavy load)	280 μΑ	70 µA

# 7.3.4 Undervoltage Shutdown

This device has an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage  $(V_{IN})$  falls below an internally fixed UVLO threshold level  $(V_{IN-UVLO})$  as shown in Figure 18. This ensures that the regulator does not latch into an unknown state during low input-voltage conditions. The regulator normally powers up when the input voltage exceeds the  $V_{IN(POWERUP)}$  threshold.

### 7.3.5 Low-Voltage Tracking

At low input voltages, the regulator drops out of regulation, and the output voltage tracks input minus a voltage based on the load current ( $I_{OUT}$ ) and switch resistance ( $R_{SW}$ ) as shown in Figure 18. This allows for a smaller input capacitor and can possibly eliminate the need of using a boost convertor during cold-crank conditions.




Figure 18. Undervoltage Shutdown and Low-Voltage Tracking

### 7.3.6 Integrated Fault Protection

This device features integrated fault protection to make them ideal for use in automotive applications. To keep the device in a safe area of operation during certain fault conditions, the device uses internal current limit protection and current limit foldback to limit the maximum output current. This protects the device from excessive power dissipation. For example, during a short-circuit condition on the output, limiting current through the pass element to  $I_{CL}$  protects the device from excessive power dissipation.

### 7.3.7 Thermal Shutdown

This device incorporates a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output turns off. When the junction temperature falls below the TSD trip point, the output turns on again. Figure 19 shows this.

Copyright © 2010–2018, Texas Instruments Incorporated

## **Feature Description (continued)**




Figure 19. Thermal Cycling Waveform for TPS7A6550-Q1 ( $V_{IN} = 24 \text{ V}$ ,  $I_{OUT} = 300 \text{ mA}$ ,  $V_{OUT} = 5 \text{ V}$ )

### 7.4 Device Functional Modes

# 7.4.1 Operation With V<sub>IN</sub> Lower Than 4 V

The TPS7A65-Q1 device operates with input voltage above 4 V. The typical UVLO voltage is 3.16 V, the device can operate at input voltage lower than 4 V. But at input voltage below the actual UVLO, the device shuts down.

### 7.4.2 Operation With V<sub>IN</sub> Larger Than 4 V

When  $V_{IN}$  is greater than 4 V, if the input voltage is higher than  $V_{OUT}$  plus the dropout voltage, the output voltage is equal to the set value. Otherwise, the output voltage is equal to  $V_{IN}$  minus the dropout voltage.



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS7A65-Q1 is a low-dropout linear voltage regulator designed for low power consumption and quiescent current less than 25  $\mu$ A in light-load applications. This device features integrated overcurrent protection and a design to achieve stable operation even with low-ESR ceramic output capacitors. A low-voltage tracking feature allows for a smaller input capacitor and can possibly eliminate the need of using a boost converter during cold crank conditions. Because of these features, this device is well-suited in power supplies for various automotive applications.

### 8.2 Typical Application

A typical application circuit for TPS7A65-Q1 is Figure 20. Depending on the end application, one may use different values of external components. An application may require a larger output capacitor during fast load steps to prevent the output from temporarily dropping down. TI recommends a low-ESR ceramic capacitor with dielectric of type X5R or X7R. The user can additionally connect a bypass capacitor at the output to decouple high-frequency noise as per the end application.




Figure 20. Typical Application Schematic

### 8.2.1 Design Requirements

Table 2 lists the parameters for this design example.

**Table 2. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE					
Input voltage range	11 V to 40 V					
Output voltage	3.3 V, 5 V					
Output current rating	300 mA maximum					
Output capacitor range	1 μF to 10 μF					

# 8.2.2 Detailed Design Procedure

When using the TPS7A6533-Q1, TPS7A6550-Q1, TI recommends adding a  $10-\mu F$  to  $22-\mu F$  capacitor to the input to keep the input voltage stable. TI also recommends adding a  $1-\mu F$  to  $10-\mu F$  low ESR ceramic capacitor to get a stable output.

# 8.2.3 Application Curve




Figure 21. TPS7A6533-Q1 Load Transient Waveform



# 9 Power Supply Recommendations

The device is designed to operate from an input-voltage supply range from 11 V to 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7A65-Q1 device, TI recommends adding an electrolytic capacitor with a value of 10 μF and a ceramic bypass capacitor at the input.

# 10 Layout

## 10.1 Layout Guidelines

For the LDO power supply, especially these high voltage and large current ones, layout is an important step. If layout is not carefully designed, the regulator could not deliver enough output current because of the thermal limitation. To improve the thermal performance of the device, and maximize the current output at high ambient temperature, TI recommends spreading the thermal pad as large as possible and putting enough thermal vias on the thermal pad.

### 10.1.1 Power Dissipation and Thermal Considerations

Calculate the power dissipated in the device using Equation 1.

$$P_D = I_{OUT} \times (V_{IN} - V_{OUT}) + I_{QUIESCENT} \times V_{IN}$$

where

- P<sub>D</sub> = continuous power dissipation
- I<sub>OUT</sub> = output current
- V<sub>IN</sub> = input voltage
- V<sub>OUT</sub> = output voltage

 $I_{QUIESCENT} \ll I_{OUT}$ ; therefore, ignore the term  $I_{QUIESCENT} \times V_{IN}$  in Equation 1.

For a device under operation at a given ambient air temperature  $(T_A)$ , calculate the junction temperature  $(T_J)$  using Equation 2.

$$T_{J} = T_{A} + (\theta_{JA} \times P_{D})$$

where

• 
$$\theta_{JA}$$
 = junction-to-ambient air thermal impedance. (2)

Calculate the rise in junction temperature due to power dissipation using Equation 3.

$$\Delta T = T_{\perp} - T_{A} = (\theta_{\perp A} \times P_{D}) \tag{3}$$

For a given maximum junction temperature  $(T_{J-Max})$ , calculate the maximum ambient air temperature  $(T_{A-Max})$  at which the device can operate using Equation 4.

$$T_{A-Max} = T_{J-Max} - (\theta_{JA} \times P_D) \tag{4}$$

#### Example

If  $I_{OUT} = 100$  mA,  $V_{OUT} = 5$  V,  $V_{IN} = 14$  V,  $I_{QUIESCENT} = 250$   $\mu$ A and  $\theta_{JA} = 30^{\circ}$ C/W, the continuous power dissipated in the device is 0.9 W. The rise in junction temperature due to power dissipation is 27°C. For a maximum junction temperature of 150°C, maximum ambient air temperature at which the device can operate is 123°C.

For adequate heat dissipation, TI recommends soldering the power pad (exposed heat sink) to the thermal land pad on the PCB. Doing this provides a heat conduction path from the die to the PCB and reduces overall package thermal resistance. Figure 22 shows power derating curves for the TPS7A65-Q1 family of devices in the KVU (DPAK) package.

Copyright © 2010–2018, Texas Instruments Incorporated

# **Layout Guidelines (continued)**




Figure 22. Power Derating Curves

For optimum thermal performance, TI recommends using a high-K PCB with thermal vias between the ground plane and solder pad or thermal land pad. Figure 23 (a) and (b) show this. Further, a design can improve the heat-spreading capabilities of a PCB considerably by using a thicker ground plane and a thermal land pad with a larger surface area.



# **Layout Guidelines (continued)**




Figure 23. Using a Multilayer PCB and Thermal Vias for Adequate Heat Dissipation

Keeping other factors constant, the surface area of the thermal land pad contributes to heat dissipation only to a certain extent. Figure 24 shows the variation of  $\theta_{JA}$  with surface area of the thermal land pad (soldered to the exposed pad) for the KVU package.




Figure 24.  $\theta_{JA}$  vs Thermal Pad Area

Copyright © 2010–2018, Texas Instruments Incorporated

# 10.2 Layout Example




Figure 25. Layout Recommendation



# 11 Device and Documentation Support

### 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

17-May-2018

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TPS7A6533QKVURQ1	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	7A6533Q1	Samples
TPS7A6550QKVURQ1	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	-40 to 125	7A6550Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





17-May-2018

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-May-2018

# TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A6533QKVUR	Q1 TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7A6550QKVUR	Q1 TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2


**PACKAGE MATERIALS INFORMATION** 

www.ti.com 17-May-2018



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A6533QKVURQ1	TO-252	KVU	3	2500	340.0	340.0	38.0
TPS7A6550QKVURQ1	TO-252	KVU	3	2500	340.0	340.0	38.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4205521-2/E





TO-252



## NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.

  3. Shape may vary per different assembly sites.

  4. Reference JEDEC registration TO-252.



TO-252




NOTES: (continued)

- 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).
- 6. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



TO-252



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated