











SN54AHC273, SN74AHC273

SCLS376I -JUNE 1997-REVISED MARCH 2015

SNx4AHC273 Octal D-Type Flip-Flops With Clear

Features

- Operating Range 2-V to 5.5-V V_{CC}
- Contain Eight Flip-Flops With Single-Rail Outputs
- **Direct Clear Input**
- Individual Data Input to Each Flip-Flop
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (C101)
- On Products Compliant to MIL-PRF-38535, All Parameters Are Tested Unless Otherwise Noted, On All Other Products, Production Processing Does Not Necessarily Include Testing of All Parameters.

2 Applications

- **Buffers and Storage Registers**
- Shift Registers
- Pattern Generators
- Servers
- PCs and Notebooks
- **Network Switches**
- Memory Systems
- **Databases**

3 Description

These devices are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input.


Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)				
	PDIP (20)	24.33 mm × 6.35 mm				
	SSOP (20)	7.20 mm × 5.30 mm				
SNx4AHC273	TSSOP (20)	6.50 mm × 4.40 mm				
	TVSOP (20)	5.00 mm × 4.40 mm				
	SOIC (20)	12.80 mm × 7.50 mm				

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematics








Table of Contents

1	Features 1	8	Parameter Measurement Information	8
2	Applications 1	9	Detailed Description	9
3	Description 1		9.1 Overview	
4	Simplified Schematics 1		9.2 Functional Block Diagrams	9
5	Revision History2		9.3 Feature Description	10
6	Pin Configuration and Functions 3		9.4 Device Functional Modes	10
7	Specifications4	10	Application and Implementation	11
•	7.1 Absolute Maximum Ratings		10.1 Application Information	11
	7.2 Handling Ratings		10.2 Typical Application	11
	7.3 Recommended Operating Conditions	11	Power Supply Recommendations	12
	7.4 Thermal Information	12	Layout	12
	7.5 Electrical Characteristics		12.1 Layout Guidelines	
	7.6 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 5$		12.2 Layout Example	12
	7.7 Timing Requirements, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 6$	13	Device and Documentation Support	13
	7.8 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$		13.1 Related Links	13
	7.9 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V} \dots 6$		13.2 Trademarks	13
	7.10 Noise Characteristics		13.3 Electrostatic Discharge Caution	13
	7.11 Operating Characteristics7		13.4 Glossary	13
	7.12 Typical Characteristics	14	Mechanical, Packaging, and Orderable Information	13


5 Revision History

Changes from Revision H (July 2014) to Revision I	Page
 Changed I_{OH} test conditions for V_{OH} from mA to μA to fix typographical error. 	5
Changes from Revision G (June 1997) to Revision H	Page
Updated document to new TI data sheet standards	1
Deleted Ordering Information table	1
Added Military Disclaimer to Features list.	1
Added Applications	1
Added Handling Ratings table	
 Changed MAX operating temperature from 85°C to 125°C in Recommended Operating Conditions table. 	
Added Thermal Information table	5
Added Typical Characteristics	7
Added Detailed Description section	
Added Application and Implementation section	




6 Pin Configuration and Functions

SN54AHC273 . . . J OR W PACKAGE SN74AHC273 . . . DB, DGV, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54AHC273 . . . FK PACKAGE (TOP VIEW)



Pin Functions

	PIN	1/0	250205501
NO.	NAME	1/0	DESCRIPTION
1	CLR	I	Clear Pin
2	1Q	0	1Q Output
3	1D	1	1D Input
4	2D	1	2D Input
5	2Q	0	2Q Output
6	3Q	0	3Q Output
7	3D	1	3D Input
8	4D	1	4D Input
9	4Q	0	4Q Output
10	GND	_	Ground Pin
11	CLK	1	Clock Pin
12	5Q	0	5Q Output
13	5D	1	5D Input
14	6D	I	6D Input
15	6Q	0	6Q Output
16	7Q	0	7Q Output
17	7D	1	7D Input
18	8D	1	8D Input
19	8Q	0	8Q Output
20	VCC		Power Pin



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT	
V_{CC}	Supply voltage range		-0.5	7	V	
V_{I}	Input voltage range (2)					
V_{O}	Output voltage range (2)	-0.5	V _{CC} + 0.5	V		
I _{IK}	Input clamp current	V _I < 0		-20	mA	
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA	
Io	Continuous output current	$V_O = 0$ to V_{CC}		±25	mA	
	Continuous current through V_{CC} or GND		±75	mA		

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	e	-65	150	°C
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	0	2000	\/
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN54AH	C273	SN74AHC	273	LINUT	
			MIN	MAX	MIN	MAX	UNIT	
V _{CC}	Supply voltage		2	5.5	2	5.5	V	
		V _{CC} = 2 V	1.5		1.5			
V_{IH}	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V	
		V _{CC} = 5.5 V	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5		
V_{IL}	Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V	
		V _{CC} = 5.5 V		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
Vo	Output voltage		0	V _{CC}	0	V _{CC}	V	
		V _{CC} = 2 V		-50		-50	μΑ	
I_{OH}	High-level output current	$V_{CC} = 3 V \pm 0.3 V$		-4		-4		
		$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$		-8		-8	mA	
		V _{CC} = 2 V		50		50	μΑ	
I_{OL}	Low-level output current	$V_{CC} = 3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA	
		$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$		8		8	mA	
A # / A > .	Innut transition rise and fall time	$V_{CC} = 3 \text{ V} \pm 0.3 \text{ V}$		100		100	ns/V	
Δt/Δν	Input transition rise and fall time	$V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$		20		20		
T _A	Operating free-air temperature		-55	125	-40	125	°C	

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, (SCBA004).

²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

				SN74/	AHC273				
	THERMAL METRIC ⁽¹⁾	N	DW	NS	DB	PW	DGV	UNIT	
		20 PINS							
$R_{\theta JA}$	Junction-to-ambient thermal resistance	53.9	81.8	79.4	98.7	104.7	118.1		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	38.8	47.8	45.9	60.4	38.8	33.4		
$R_{\theta JB}$	Junction-to-board thermal resistance	34.7	49.4	46.9	56.9	55.7	59.6		
ΨЈТ	Junction-to-top characterization parameter	26.9	20.1	19.1	21.6	2.9	1.1	°C/W	
ΨЈВ	Junction-to-board characterization parameter	34.7	49.0	46.5	53.5	55.1	58.9		
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	n/a	n/a	n/a		

⁽¹⁾ For more information about traditional and new thermal metrics, see the TI application report IC Package Thermal Metrics (SPRA953).

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	T _A	= 25°C		SN54AH	C273	SN74AHC273		UNIT
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		2 V	1.9			1.9		1.9		
	$I_{OH} = -50 \mu A$	3 V	2.9			2.9		2.9		
V _{OH}		4.5 V	4.4			4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1	
V _{OL}		4.5 V			0.1		0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5		0.44	
	I _{OL} = 8 mA	4.5 V			0.36		0.5		0.44	
l _l	V _I = 5.5 V or GND	0 to 5.5 V			±0.1		±1 ⁽¹⁾		±1	μΑ
I _{CC}	$V_I = V_{CC}$ or GND $I_O = 0$	5.5 V			4		40		40	μA
C _i	$V_I = V_{CC}$ or GND	5 V		2.5	10	<u></u>			10	pF

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

7.6 Timing Requirements, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

				SN54AHC273					SN74AHC273			
		T _A = 25°C		MIN	MAX	T _A = 25°C		MIN	MAX	UNIT		
			MIN	MAX	IVIIIN	IVIAA	MIN	MAX	IVIIIN	WAX		
. Dul-	Dulas Duration	CLR low	5		6		5		6			
t _w	Pulse Duration	CLK high or low	5		6.5		5		6.5		ns	
	Cotup timo	Data before CLK↑	5.5		6.5		5.5		6.5		ns	
t _{su}	Setup time	CLR before CLK↑	2.5		2.5		2.5		2.5			
t _h	Hold time, data after CLK↑		1.5		2		1		1		ns	

Copyright © 1997–2015, Texas Instruments Incorporated



7.7 Timing Requirements, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

				C273		SN74AHC273						
		T _A = 25°C		MIN	MAX	T _A = 25°C		MIN	MAX	UNIT		
			MIN	MAX	IVIIN	WAX	MIN	MAX	IVIIIN	WAX		
	Dulas Duration	CLR low	5		5		5		5			
t _w	Pulse Duration	CLK high or low	5		5		5		5		ns	
	Catua tima	Data before CLK↑	4.5		4.5		4.5		4.5		20	
t _{su}	Setup time	CLR before CLK↑	2		2		2		2		ns	
t _h	Hold time, data after CLK↑		1.5		2		1		1		ns	

7.8 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM TO		LOAD	Т	_A = 25°C		SN54AH	IC273	SN74AHC273		UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			$C_L = 15 pF$	75 ⁽¹⁾	120 ⁽¹⁾		65 ⁽¹⁾		65		MHz
f _{max}			$C_L = 50 pF$	50	75		45		45		IVI□Z
t _{PHL}	CLR	Q	$C_{L} = 15 \text{ pF}$		8.9 ⁽¹⁾	13.6 ⁽¹⁾	1 ⁽¹⁾	16 ⁽¹⁾	1	16	
t _{PLH}	CKL	Q	C 45 pF		8.7 ⁽¹⁾	13.6 ⁽¹⁾	1 ⁽¹⁾	16 ⁽¹⁾	1	16	ns
t _{PHL}	CKL	Q	$C_L = 15 pF$		8.7 ⁽¹⁾	13.6 ⁽¹⁾	1 ⁽¹⁾	16 ⁽¹⁾	1	16	
t _{PHL}	CLR	Q	C _L = 50 pF		11.4	17.1	1	19.5	1	19.5	ns
t _{PLH}	2.7	0	C 50 pF		11.2	17.1	1	19.5	1	19.5	ns
t _{PHL}	CLK	Q	$C_L = 50 \text{ pF}$		11.2	17.1	1	19.5	1	19.5	ns
t _{sk(o)}			$C_L = 50 pF$			1.5 ⁽²⁾				1.5	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.9 Switching Characteristics, $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM TO		LOAD	Т	_A = 25°C		SN54AI	HC273	SN74AHC273		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
f _{max}			$C_L = 15 pF$	120 ⁽¹⁾	165 ⁽¹⁾		100 ⁽¹⁾		100		NAL I-	
			$C_L = 50 pF$	80	110		70		70		MHz	
t _{PHL}	CLR	Q	$C_L = 15 pF$		5.2 ⁽¹⁾	8.5 ⁽¹⁾	1 ⁽¹⁾	10 ⁽¹⁾	1	10	2	
t _{PLH}	CKL	Q	C - 15 pE		5.8 ⁽¹⁾	9 ⁽¹⁾	1 ⁽¹⁾	10.5 ⁽¹⁾	1	10.5	ns	
t _{PHL}	CKL	Q	$C_L = 15 pF$		5.8 ⁽¹⁾	9 ⁽¹⁾	1 ⁽¹⁾	10.5 ⁽¹⁾	1	10.5		
t _{PHL}	CLR	Q	$C_L = 50 pF$		6.7	10.5	1	12	1	12	ns	
t _{PLH}	CLK	Q	C - 50 pF		7.3	11	1	12.5	1	12.5	ns	
t _{PHL}	CLK	Q	$C_L = 50 pF$		7.3	11	1	12.5	1	12.5	ns	
t _{sk(o)}	-		$C_L = 50 pF$		·	1 (2)				1	ns	

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter does not apply.

⁽²⁾ On products compliant to MIL-PRF-38535, this parameter does not apply.



7.10 Noise Characteristics(1)

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

	PARAMETER	SN7	LINUT		
	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		0.7		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.7		V
$V_{OH(V)}$	Quiet output, minimum dynamic V _{OH}		4.7		V
$V_{IH(D)}$	High-level dynamic input voltage	3.5			V
$V_{IL(D)}$	Low-level dynamic input voltage			1.5	V


⁽¹⁾ Characteristics are for surface-mount packages only.


7.11 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST C	CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load,	f = 1 MHz	31	рF


7.12 Typical Characteristics







8 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{O} = 50 \Omega$, $t_{f} \leq$ 3 ns. $t_{f} \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms




9 Detailed Description


9.1 Overview

These circuits are positive-edge-triggered D-type flip-flops with a direct clear ($\overline{\text{CLR}}$) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

The inputs are 5 V tolerant and can be driven from 5-V devices. This feature allows the use of these devices as down translators in a mixed 5-V to 3.3-V system environment.

9.2 Functional Block Diagrams







9.3 Feature Description

- · Wide operating voltage range
 - Operates from 2 V to 5.5 V
- Allows down voltage translation
 - Inputs accept voltages to 5.5 V
- · Slow edge rates minimize output ringing

9.4 Device Functional Modes

Table 1. Function Table

	INPUTS	OUTPUT	
CLR	CLK	D	Υ
L	Χ	Χ	L
Н	↑	Н	Н
Н	↑	L	L
Н	L	X	Q_0



10 Application and Implementation

10.1 Application Information

The SNx4AHC273 is a low-drive CMOS device that can be used for a multitude of applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs are tolerant to 5.5 V at any valid V_{CC} . This feature makes the device ideal for translating down to the V_{CC} level. Figure 5 shows the reduction in ringing compared to higher drive parts such as AC.

10.2 Typical Application




Figure 4. Specific Application Schematic

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

10.2.2 Detailed Design Procedure


- 1. Recommended input conditions
 - Rise time and fall time specs: See (Δt/ΔV) in the Recommended Operating Conditions table.
 - Specified High and low levels: See (V_{IH} and V_{IL}) in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}
- 2. Recommend output conditions
 - Load currents should not exceed 25 mA per output and 75 mA total for the part
 - Outputs should not be pulled above V_{CC}

Copyright © 1997–2015, Texas Instruments Incorporated



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended. If there are multiple VCC pins, 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified in Figure 6 are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally inputs will be tied to GND or V_{CC}, whichever makes more sense or is more convenient. It is generally acceptable to float outputs unless the part is a transceiver.

12.2 Layout Example




Figure 6. Layout Diagram



13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54AHC273	Click here	Click here	Click here	Click here	Click here
SN74AHC273	Click here	Click here	Click here	Click here	Click here

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1997–2015, Texas Instruments Incorporated





24-Aug-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9853001Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9853001Q2A SNJ54AHC 273FK	Samples
5962-9853001QRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9853001QR A SNJ54AHC273J	Samples
5962-9853001QSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9853001QS A SNJ54AHC273W	Samples
SN74AHC273DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA273	Samples
SN74AHC273DGVR	ACTIVE	TVSOP	DGV	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA273	Samples
SN74AHC273DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC273	Samples
SN74AHC273DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC273	Samples
SN74AHC273N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC273N	Samples
SN74AHC273NSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC273	Samples
SN74AHC273PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA273	Samples
SN74AHC273PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA273	Samples
SNJ54AHC273FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9853001Q2A SNJ54AHC 273FK	Samples
SNJ54AHC273J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9853001QR A SNJ54AHC273J	Samples
SNJ54AHC273W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9853001QS A	Samples



PACKAGE OPTION ADDENDUM

24-Aug-2018

Orderable Device	Status	Package Type P	_	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)	D	Drawing	Qty	(2)	(6)	(3)		(4/5)	
									SNJ54AHC273W	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHC273, SN74AHC273:

Catalog: SN74AHC273





www.ti.com 24-Aug-2018

• Military: SN54AHC273

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jul-2018

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All ulmensions are nominal	all differsions are nominal											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC273DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74AHC273DGVR	TVSOP	DGV	20	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC273DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHC273NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1

www.ti.com 12-Jul-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC273DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74AHC273DGVR	TVSOP	DGV	20	2000	367.0	367.0	35.0
SN74AHC273DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHC273NSR	SO	NS	20	2000	367.0	367.0	45.0

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.

 D. Index point is provided on cap for terminal identification only.

 E. Falls within Mil—Std 1835 GDFP2—F20



FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194 PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated