

5.5"FHD Pixel Eye Solution LCD MODULE Preliminary SPECIFICATION

Model:	TPM0551002P	
TDI P/N.:	340\$055004	
Date:	2014.10.10	
Version:	0.0	

For Customer's Acceptance

Approved by	comment





Record of Revision

Version	Revise Date	Page	Content	Owner
0.0	2014.10.10	32	Initial Release Draft Version	Rainbow Wang
				"
				-
			1	
			86	-
			10	
			1	

Contents

4.	CFE	ENERAL SPECIFICATIONS	
	1.1. 1.2.	DESCRIPTIONGENERAL SPECIFICATIONS	4 4
2.	BL	OCK DIAGRAM	5
3.		N ASSIGNMENT	
	3.1. F	PIN ASSIGNMENT FOR LCM	6
4.	EL	ECTRICAL SPECIFICATIONS	8
5	4.1. 4.2. 4.3	ABSOLUTE MAXIMUM RATINGSTYPICAL OPERATION CONDITIONS	S
	4.4.	DRIVER AND INTERFACE CHARACTERISTICS	12 12 12
		4.4.1.2 VIDEO MODE INTERFACE TIMING	14
		4.4.1.5 MIPI DSI CHARACTERISTICS	17 20
5.	OP	PTICAL CHARACTERISTICS	2 3
6.	RE	ELIABILITY TEST ITEMS	
7.	HA	ANDLING PRECAUTIONS	
8.	ME	ECHANICAL DRAWING	31
9	PA	CKING DRAWING	



1. General Specifications

1.1. Description

Product consists of a 5.46" diagonal 1080xRGBx1920 PE LTPS display with Drive IC R69338 and TP IC S3351. The driver IC is R69338. A backlight incorporating with 12 pcs white LED's is included to illuminate the display.

1.2. **GENERAL SPECIFICATIONS**

No.	Item	Specification	Unit	Remark
1	LCD Size	5,46	inch	
2	Panel Type	Trans missive Type	I S≆S I	(-)
3	Resolution	1080xRGB x1920	pixel	0.50
4	Display Mode	LTPS; Normally Black Mode, In- Plane Switching Mode, Pixel Eyes.	5*2	(*)
5	Display Number of Colors	16M (24bit)	1963	(*)
6	Viewing Direction			Note 1
7	Viewing Angle	80/80/80/80		24
8	Contrast Ratio	1000(Typ)		00#0
9	Luminance	450 cd/m2 (Typ),400cd/m2(min) (Active Area Center)	cd/m2	38#9
10	Module Size	70.44(W) x 128.11(H) x 1.36(D)	mm	Note 1
11	Panel Active Area	68.04(W) × 120.96(H)	mm	Note 1
12	Pixel Pitch	63.0 x 63.0	um	342
13	Weight	TBD	g	Note 2
14	Driver IC	R69338	1928	152
15	TP Driver IC	S3351		
16	Light Source	12 LEDs		11.70
17	Interface	MIPI 4Lane 39pin		25
18	Operating Temperature	-20℃~60℃	TC	((*)
19	Storage Temperature	-30°C~70°C	C	9097
20	Touch Feature	Multi-touch		


Note 1: Refer to mechanical drawing.

Note 2: Exclude protect sheet.

②



Global LCD Panel Exchange Center





3. Pin Assignment

3.1. Pin assignment for LCM

Recommend connector type: FH26-39S-0.3SHW(05), supplier: Hirose

Pin No.	Pin assignment	1/0	Description	Remark
1	TCH_ATTN/TP_INT	1/0	Attention Line	
2	TP_IO_CSN_SCL	1/0	TP I2C Clock	
3	TP_IO_MOSI_SDA	1/0	TP I2C Data	
4	GND	Power	Ground	
5	GND	Power	Ground	
6	TP_RESET	1	TP reset signal	
7	NC	193	No Connection	
8	NC	923	No Connection	
9	NC	3.26	No Connection	
10	NC	850	No Connection	
11	NC	(23)	No Connection	
12	OIDDA	Power	Digital Power Supply Voltage for LCD and TP	
13	VDDDC	Power	Analog Power Supply Voltage for TP	
14	AVDD/VSP	Power	Analog Power Supply Voltage for LCD	
15	AVEE/VSN	Power	Analog Power Supply Voltage for LCD	
16	RESX	1	LCD Reset Signal	
17	TE	0	TE signal output	
18	NC	10 1 60	No Connection	
19	LCD_ID	1	LCD ID Pin (connect 100Kohm resistor to GND in LCM)	GND
20	GND	Power	Ground	
21	D2P	1	MIPI Data2 Positive Signal	
22	D2N	1	MIPI Data2 Negtive Signal	
23	GND	Power	Ground	
24	D1P	1	MIPI Data1 Positive Signal	
25	D1N	315	MIPI Data1 Negative Signal	
26	GND	Power	Ground	
27	CLKP	1	MIPI Clock Positive Signal	
28	CLKN	1	MIPI Clock Negative Signal	
29	GND	Power	Ground	
30	DOP	1	MIPI Data0 Positive Signal	
31	DON	1	MIPI Data0 Negative Signal	
32	GND	Power	Ground	
33	D3P	1	MIPI Data3 Positive Signal	
34	D3N		MIPI Data3 Negative Signal	





Pin No.	Pin assignment	1/0	Description	Remark
35	GND	Power	Ground	
36	LED_PWM	0	PWM output	
37	LED1-	Power	LED Power Supply Cathode1	
38	LED2-	Power	LED Power Supply Cathode2	
39	LED+	Power	LED Power Supply Anode	





4. Electrical Specifications


ABSOLUTE MAXIMUM RATINGS 4.1.

GND = 0V, Ta = 25°C

Item	Symbol	Min.	Max.	Unit	Note	
Supply voltage for LCD	VDDIO	-0.3	2.0	V	(1)	
Supply voltage for LCD	VSP	-0.3	5.6	V	(1)	
Supply voltage for LCD	VSN	-0.3	-5.6	V	(1)	
Supply voltage for TP	VDDDC	-0.3	3.5	V	(1)	
Input Voltage	Vt	-0.3	VDDIO +0.3	V	(2)	
Input Voltage (TP)	Vtp	-0.3	VDDIO + 0.3	V	(3)	
LED Reverse Voltage	VR	888	5	٧		
LED Forward Current	luen	(September 1	Note (4)	mA	per LED	

Notes

- 1) Keep all Voltages no lower than GND, When absolute maximum rating is exceeded, it may become permanent destruction of LCM. Moreover, if the conditions of 4.3 Electrical characteristics are exceeded even if it is in absolute maximum rating, it may have malfunction and the influence on reliability.
- 2) Applies to the RESET pins
- 3) The input terminal of TP (DATA0P/DATA0N/DATA1P/DATA1N/STB_CLKP/STB_CLKN)
- Ambient Temperature vs. Allowable Forward Current









4.2. Typical Operation Conditions

DC Characteristics

2	Cumb of	Condition		Values		Note	
Item	Symbol	Condition	Min	Тур.	Max	Unit	Note
Digital Power Supply Voltage for LCD	VDDIO		1.65	1,8	1,95	v	
Analog Power Supply Voltage for LCD	VSP		5.4	5.5	5.6	v	
Analog Power Supply Voltage for LCD	VSN		-5.4	-5.5	-5.6	٧	
Analog Power Supply Voltage for TP	VDDDC		3.1	3.3	3.5	٧	
Low-level input voltage	VIL		0.0	3	0.3 x VDDIO	٧	
High-level input voltage	VIH		0.7 x VDDIO	\$0	VDDIO	٧	
Low-level output voltage	VOL	IOL=+1mA	100	13	0.2 x VDDIO	V	
High-level output voltage	VOH	IOH=-1mA	0.8 x VDDIO	183	2	ν	
Input high level leakage current	MH	VIH=VDDIO	*	8	10	μА	
Input low level leakage current	IIL	VIL= 0V	-10	-	=	μА	
Power supply current(Display on)	lvooro		*	(19.3)	TBD	mA	NOTE1,2,3
Power supply current(Display on)	l _{vsp}			(15.3)	TBD	mA	NOTE1,2,3
Power supply current(Display on)	Ivsn		8	(-10.4)	TBD	mA	NOTE1,2,3
Power supply current(Display on)	lveooc		20	(25.8)	TBD	mA	NOTE1,2,3
Power supply current(Sleep in)	lyppio		- 83	(160)	TBD	uA	NOTE1,3



Power supply current(Sleep in)	l _{VSP}	*	0.7	TBD	uA	NOTE1,3
Power supply current(Sleep in)	Ivsn	8.	0.7	TBD	υΑ	NOTE1,3
Power supply current(Sleep in)	lypooc	8	TBD	TBD	uA	NOTE1,3
Frame rate	frame		60		Hz	

NOTE1: When it is the power supply voltage Typ. and the temperature of 25 °C.

NOTE2: Display image is "White Pattern". (Still image) NOTE3: Touch Panel operation is Active and No finger.




4.3. Backlight Unit

Test Condition: ILED=20mA

Worning: LCM Brightness must match Optical Spec requirement when ILED=20mA

Backlight Unit Schematic: (6serials&2parallel)



Item	Symbol	l Value			Unit	Remark
		Min	Тур	Max		
Forward Voltage	VBL	TBD	(3.1)	TBD	V	Note 4
BL current	IBL	TBD	(40)	TBD	mA	Note 5

Note 4: When ILED=20mA · the VBL must be in the range of above table specified.

Note 5: IBL =ILED*2


4.4. Driver and Interface Characteristics

4.4.1 LCD Video Mode sequence

Global LCD Panel Exchange Center

R69338 Video mode support (Burst mode, Non-Burst mode with sync events).

4.4.1.1 Display Timing(Video Mode)



Vertical Display Timing/Video Through Mode)

Item	Symbol	Condition	Unit	Min.	Тур.	Max.	Notes
Vertical cycle	VP		Line		1928		
vertical low pulse width	VS))	Line	li i	1		
Vertical front porch	VFP		Line		4		
Vertical back porch	VBP	i	Line	ji i	3		
Vertical data start point	3-3	BP	Line				
Vertical blanking period	VBL	VFP+BP	Line		75		
Vertical active area	Vadr		Line		1920		

Item	Symbol	Condition	Unit	Min.	Typ.	Max.	Notes
Horizontal front porch	HFP		ByteClock		96		
Horizontal sync pulse width	HPW				112		
Horizontal Back Porch	HBP				127		
Horizontal data start point	-	HS+HBP	ByteClock		45		
Horizontal active area	Hadr		Pixel		1080		





4.4.1.2 Video mode interface timing

DSI supports several formats, or packet sequences, for Video mode data transmission. The peripheral's timing requirements dictate which format is appropriate.

- Non-burst mode with sync events similar to above, but accurate reconstruction of sync pulse widths is not required, so a single sync event is substituted.
- Burst mode Burst mode refers to time-compression of the RGB pixel (active video) portion of the transmission. RGB pixel packets are time-compressed, leaving more time during a scan line for LP mode (saving power) or for multiplexing other transmissions onto the DSI link.

Vertical Display Timing (Video Mode)




Figure 33

Horizontal Display Timing (Video Mode)




Figure 34





4.4.1.3 Data to clock channel timing






Figure 14 Data to Clock Timing Definitions

4.4.1.4System Interface Configuration (MIPI DSI) DSI System Configuration




DSI-CLK Lane





Low Power Mode (LP-11: STOP)



High Speed Clock Mode





Figure 23 Switching the Clock Lane between Clock Transmission and Low Power Mode 3






Figure 24 Switching the Clock Lane between Clock Transmission and Low Power Mode 4



4.4.1.5 MIPI DSI Characteristics

Item		Symbol Unit		Test condition	Min.	Тур	Max.	Mote	
	Differential input high threshold	VIDTH	mV	IOVCC=1.65V~ 3.60V DPHYYCO=1.65V~ 3.60V	.0		70	3	
	Differential input low threshold	VIDTL	mV	IOVCC=1.65V= 3.60V DRHYVCG=1.66V= 3.60V	-70		920	3	
NGEARCH I	Single-ended input low voltage	VILHS	miV	IOVCC+1.65V~ 3.60V DPHYVCC+1.65V~ 3.60V	-40	1 10	818		
HS-RX	Single-ended input high voltage	VIHIS	πV	IOVCC×1.66V~ 3.60V 09HTVCC+1.6EV~ 3.60V	533	15	460		
	Common-mode voltage HS receive mode	VCMRX(DC)	m/v	IOVCC=1.65V~ 3.60V DP-01/CO=1.6EV~ 3.60V	70	18	330	i.i.	
	Differential input impedance	ZID	Ω	IOVCC=1.65V~3.60V DPHYVCC=1.65V~3.60V	80	100	125	2	
	Logic 0 input voltage not in ULP State	VIL	mV	IOVCC=1.65V~ 3.60V pr-mcc=1.65V~ 3.60V	-50	12	550		
LP-RX	Logic 1 input voltage	VIH	erili	10VCC=1.65V= 3.60V v	880	12	1350		
	10 leakage current	ILEAK	μA	Vin = -50mV - 1350mV	-10	18	10		
	Thevenin output low level	VOL	mV	IOVCC+1.65V+3.60V DPHYVCC+1.65V+3.60V	-50	131	.50		
LP-TX	Thevenin output high level	VOH	V	IOVOC=1.65V~ 3.60V DPHYVCO=1.65V~ 3.60V	3.1	1.2	1.3		
	Output impedance of LP transmitter	ZOLP	Ω	IOVCC=DPHYVCC= 1.80V	110	18.	339	2	
an me	Logic 0 contention threshold	VILCO	mV	IOVCC+1.65V~ 3.60V DPHYVCC+1.86V~ 3.60V	15.0%	131	200		
CD-RX	Logic 1 contention threshold	VIHCD	mV	10VCC=1.65V~ 3.60V	460	78	(18)		

Notes: 1. VCMRX (DC) = (VP+VDN)2

- Excluding COG resistance (contact resistance and ITO wiring resistance). The values are tentative.
- Minimum 110mV/-110mV HS differential swing is required for display data transfer.



MIPI DSI HS-RX Clock and Data-Clock Specifications

Rem	Rem Symbol Unit Test condition		Test condition	Man.	Тур.	Max.	Note	
DSICLK Frequency	rosicux	MHZ	IOVCC=1.65V~3.60V DRHYVCC+1.65V~3.60V	100	2	500	84	
DSICLK Cycle time	ICLKP	ns	IOVCC+1.65V~ 3.60V DRHYVCC+1.65V~ 3.60V	1	3:5	10		
DSI Data Transfer Rate tDSIR Mops		Mbps	IOVCC=165V-3.60V DPHYVCC+169V-360V DSI 4 lanes	200	88	1000	4	
Duta to Clock Setup Time	ISETUP	UI	IOVCC=1.65V~ 3.60V DRHYVCC+1.65V- 1.60V	0.15	10	29	6	
		ns	IOVCC=1.65V~ 3.60V DPHYVCC=1.65V~ 3.60V	0.15	8	100	5.6	
		Ül	IOVCC=1.65V~ 3.60V DPH/VCC=1.65V~ 3.60V	0.15	8	- 58	6	
Clock to Data Hold Time	1HOLD:	ns	10VCC=1.65V - 3.60V 0PHYVCC=1.65V- 3.60V	0.15	12	8	5,6	

Notes: 4. When fDSICLK <125MHz, change auto load NV setting so that it is compliant with THS-PREPARE *THS-ZERO spec.

- Minimum tSETUP/tHOLD Time is 0.15UI. This value may change according to DSI transfer rate.
- 6. ISETURITHOLD Time are measured without HS-TX Jitter.



Bets	Symbol	Unit	Test condition	Mn	Тур	Max	Notes
Time to drive LP-00 to prepare for HS transmission	Tourne		IOVOCHOPHOVOCH	40 ms + 47UI	8	85ns + 67UI	
Trungency + Time to drive HS-0 before the Sync sequence	Transmitt + Transmit		186 - 380y	145ns + 10°UI	22	32 (
Time to drive flipped differential state state after last poyload data bit of a HS transmission burst	Test-Mass.		040,404790. 186-1804	max (m/t/ut, 60 ns + m/s/ut)	8		1,2
Time to drive LP-1 latter HC burst.	Treatment	M.	180 - 380Y	300	- 2	1 4 5	
Time to drive LP-00 after Tumaround Request	To.40		0/00-07/17/00-		et _{en}		
Time-out before new TX side starts driving	Tracke		DUCCHEPHYSICA 145 - 146V	1'Tam	157	27m	
Time to drive LP-00 by new TX	Tour		109CO+SPHTIVOD+		67mm		
Length of any Low-Power state period	Take	74	FONCO-GRAFTVOO- 1 et - 3 eou	60	- 5	1. 2	
RISSO of Turnaments/Turnstunits between Master and Slave side	Ratio T _{UV}		100-011100- 100-300	23	0	3/2	
Time that the transmitter shall continue sending HO clock after the last associated Cota Lane has transitioned to LP mode	Tourse		DMCC-689979CC- 1485 - 1480y	60 ns + 52Uz	(4)	148 148	837
T _{CA-MOTARE} within for lead HC-0 after period before starting Clock	Tournesure +Tournes	744	0400-69117400- 180 - 1809	300	(B)	(8.1)	
Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	Taxme	Ç.	0160-6PHT900- 188 - 1807			33	
Time to drive LP-00 to prepare for HG clock transmission	Tourmende	ne	186-1864	38	3	95	
Time to drive HS differential state after call payload clock bit of an HS transmission burst.	T _{due News.}	me	EMEC-GRITTYCO- 146 - 146Y	40	(2)	Ψ	
Time from start of THO-TRAIL period to start of LP-11 stale	Toor		DAG-SPHTADO-	9	€	105 ns+ 112 UA	2
Length of Low-Power TX period in case of using DGI clock	Turni	U	0000-0PH1000- 186 - 180V	8 j	46		CAN'
Length of Low-Power TX period	Turno	76	soutio-commissio-	5 W	1/0601	731	11301

Notes: 1. If a > b then max(a, b) = a, otherwise max(a, b) = b

^{2.} Where n = 1 for Forward-direction HS mode.

^{3.} The R69338 can work with this specification although the end part of internal process is remained when Clock Lane enter LP-11 and the R69338 can work without the remained process if tCLK-POST is more than 256 UI.

^{4.} The R69338 uses DSI clock from the Host processor if Clock Lane is active, and internal oscillator clock if Clock Lane is disabled. Here, "fosc1" is the frequency of oscillator clock, typical 28 MHz.



4.4.2 TP IIC interface 4.4.2.1 I²C Interface

Figure 6 shows an example of host connection using the S3351 I2C interface. The values of the pull-up resistors should be chosen to ensure that the rise times of the SDA and SCL signals are within the limits set by the I2C specification. This depends on what other slave devices, if any, are on the I2C bus but typically would fall within the range of $2.2 \,\mathrm{k}\Omega - 10 \,\mathrm{k}\Omega$.

Refer to the ClearPad Integration Guide (PN: 511-000399-01) for additional information.




Figure 6. Typical connection of the Touch Controller to host (I²C)

I²C clock stretching

Special attention should be paid to clock stretching when interfacing with a Synaptics Touch Controller over I2C. The host processor must support clock stretching. The first byte of a transaction contains the slave address and read/write bit. At the end of the first byte, the sensor holds SCL low (clock stretches) and checks that the slave address matches its own. If the slave address does not match, the S3351 will not stretch the clock on subsequent byte transmissions until it detects the next start condition. If the slave address does match, the sensor acknowledges and may stretch the clock after some or all of the subsequent bytes within the same transaction (Figure 7).






Figure 7. Clock stretching within an I²C transaction

Typical clock stretch time (Testr) is less than 25 us.





4.4.4 Initial code table Power ON & Display ON

THE MESSET TP_ISC

19 photos

100	Make	Arline/Command	100 000	1	Afres	Fire	Cortia	N/As
7	Inter Continue	MILITA						
1		Property Augusty Mindfull (Na (Types Byd)						The succession of the successi
		To deput their states						wall to ENGO-1876 I Books on Power Basely (Crost)
4		Power Budgle AUCKS DR (Trad) (N)						
1		- Marie Maria Sales		100			_	Send for 10th - 10th Indexing I deserok on Power Supply Chical I
		Printed Supply Audio- Charles & Style & Style						
2.		A MINICHS DOS						
4.1		(6) (6) (6) (6) (6) (6) (6) (6) (6) (6)						
1		1,890,765,1200						the READ CONTRACTOR AND ADDRESS AND ADDRES
30.		Marie Library		-	_	_		
13.1		1.369E 10ms						WAR TOO, LINE
10	NOTE AND LODG.		_	-				
13.1	Similar Model Six	The state of the s	-		-		-	
34		Strike Display Bing/System			1001	.75	Add.	DESCRIPTION AND LINESS DATE
15		Artis_CTAL_Drukks	1.000	decire	0.63	1.7%	and.	MATERIAL SALES (MI
		THE RESERVE OF THE PERSON OF T	2000	0.95	1000		2000	DOLD. Selection De
11		WHITE CHEC	BCE	1036	0.00	175	0.00	C+66 CARCORF
-				100	100000	10000	1000	SAL DEVICE 1945 TAX
12.		ant, desp. mode	DOM:	10000	10403		-	RESERVATION
10.1		- 3600CHO, EXDING		100	N. P. W.		-	
10		sel, display an	- 500	126/28	- 65-09		14.	
100	Sheep Hode Off							

U



Display OFF & Power OFF

apoli .	State Action/Command		OUT ON	a Types	ASTELL	Part.	District	Hota.
3	Sieso Mode Off - Dissiliki Co.						-	
2		set dopen of	1000	Dog 100	9428		100	
3		- seat Him. Johns		12000	10000			
4	Skieg Mode Off Dringley Off		-	4				
9	11000000000	enter deep mode	DCI	0x00	0430	-	-	
6		+ Wast Him. 60/Hz	H 100000	1000	HULL CO.		200	
9	Siete Mode On							
		Princer Supply AVDS: CER (Two-5 GV)						
		- Wat No. 1000						work for YSR- FYSP ordering (depends on Power Supply Circuit)
10.		Power Superior AVCO+ OFF (Typ5-0V)						
ii.		- mod min. 10mg						wait to visit x pore, visite spire if depends on Power Supply Cross!)
12		PERCH.					-	
13		+ skat Min. deta						
141		Forest Supply SOVED OFF (Typ), SV)						
11	Fower CIT							





OPTICAL CHARACTERISTICS 5.

(T_a=+25°C)

Item Brightness		Symbol	Condition	Min	Тур	Max	Unit	Notes
		В	φ=0°, θ=0°	400	450	ē.	cd/m²	(1),(2)
Brightness U	Iniformity	<u>B</u>	φ=0°, θ=0°	80	3	8	%	(2),(3),(5
Viewing.	Anolo	φ1+φ2	θ=0°, CR>10		160	8	deg	(4),(6),(7)
viewii ig i	-vige	ψιτψε	6=90°, CR>10		160	9	ueg	(4),(0),(7
	P .	×	8 8	TBD	TBD	TBD		
	Red	у		TBD	TBD	TBD		
	Green	x	ji j	TBD	TBD	TBD	¥0)	(9)
Color Tone		у	00 0-00	TBD	TBD	TBD		
(Primary		×	φ=0°, θ=0°	TBD	TBD	TBD		
Color)	Blue	у		TBD	TBD	TBD		
	140.4	x		TBD	TBD	TBD		
	White	у		TBD	TBD	TBD		
Contrast	Ratio	CR	φ=0°, θ=0°	(700)	(1000)	*	8	(6)
Response	Time	tr+tf	φ=0°, θ=0°			(35)	ms	(8)
NTSC Ratio		8	φ=0°, θ=0°	(60)	(70)	8	%	8
Gamma		71		(1.9)	(2.2)	(2.5)		
Cross Talk		8		Æ	S	(4)	%	(10)
Flicker		12.71		100		(-25)	dB	(11)

Measurement Conditions

Measurement environment. Dark room

Ambient temperature: Ta=25°C

Power supply voltage: VDDIO=1.8V

VSP=5.5V

VSN=-5.5V


Backlight current: IBL=40mA (ILED=20mA)





Notes


(1) Definition of Brightness 'B'



Sensor: KONICA MINOLTA CS-2000 or equivalent Measurement point: Center of LCD's active area

- (2) Display image for measurement: All White
- (3) Definition of brightness uniformity


(4) Viewing Angel: Definition of θ and φ







Definition of Viewing Angle 8




(5) Color Tone: Color coordinates of CIE 1931

The test condition is at ILED=21 mA and measured on the surface of LCD module at 25 °C.

Measurement equipment: CA310

The Color Coordinate (CIE 1931) is center of active area of the module




Definition of Color of CIE Coordinate and NTSC Ratio.

$$S = \frac{\text{area of RGB triangle}}{\text{area of NTSC triangle}} \times 100\%$$








(6) Definition of Contrast "CR"

Brightness when displaying White raster Brightness when displaying Black raster

(7) Definition of Optical Response Time




(8)Gamma value is the exponent of power function which approximates the relation between gray scale level

and its luminance normalized by maximum luminance.


Optimum exponent of approximate function is determined with the method of least square







(9) Definition of Cross Talk Measurement pattern: Gray by L128



Cross Talk Ratio(%) =(T1' - T1) / T1

(10) Definition of Flicker

Module should stay in standing for 60 hours, and then turn on display for 40 seconds before flicker measurement.

Measurement pattern Pixel column pattern.











7. Handling Precautions

7.1. Safety

The liquid crystal in the LCD is poisonous. DO NOT put it in your mouth. If the liquid crystal touches your skin or clothes, wash it off immediately using soap and water.

7.2. Handling

The LCD and touch panel is made of plate glass. DO NOT subject the panel to mechanical shock or to excessive force on its surface.

Do not handle the product by holding the flexible pattern portion in order to assure the reliability

Transparency is an important factor for the touch panel. Please wear clear finger sacks, gloves and mask to protect the touch panel from finger print or stain and also hold the portion outside the view area when handling the touch panel.

Provide a space so that the panel does not come into contact with other components. To protect the product from external force, put a covering lens (acrylic board or similar board) and keep an appropriate gap between them.

Transparent electrodes may be disconnected if the panel is used under environmental conditions where dew condensation occurs.

Property of semiconductor devices may be affected when they are exposed to light, possibly resulting in IC malfunctions.

To prevent such IC malfunctions, your design and mounting layout shall be done in the way that the IC is not exposed to light in actual use.

7.3. Static Electricity

Ground soldering iron tips, tools and testers when they are in operation.

Ground your body when handling the products.

Power on the LCD module BEFORE applying the voltage to the input terminals.

DO NOT apply voltage which exceeds the absolute maximum rating.

Store the products in an anti-electrostatic bag or container.

7.4. Storage

Store the products in a dark place at +25°C±10°C with low humidity (65%RH or less).

DO NOT store the products in an atmosphere containing organic solvents or corrosive gas.


7.5. Cleaning

DO NOT wipe the touch panel with dry cloth, as it may cause scratch.

Wipe off the stain on the product by using soft cloth moistened with ethanol. DO Not allow ethanol to get in between the upper film and the bottom glass. It may cause peeling issue or defective operation. Do not use any organic solvent or detergent other than ethanol.











9. Packing Drawing

	Module/tra y (pcs)	Module/carton (pcs)	Carton/ floor(pcs)	Module/ floor(pcs)	Floor/pallet	Module/pallet (pcs)
數量 quantity	6	162	6	6*162=972	5	972*5=4860
Dimensi on(mm)	449*320		468*349*258			1130*975*130

