

### FEATURES

- Patented high efficiency single inductor architecture
- Integrated low  $R_{DS(on)}$  MOSFETs for TEC driver
- TEC voltage and current operation monitoring
- No external sense resistor required
- Independent TEC heating and cooling current limit settings
- Programmable maximum TEC voltage
- 2 MHz PWM driver switching frequency
- External synchronization
- Digital thermal control loop compatible
- 2.50 V reference output with 1% accuracy
- Available in a 25-ball, 2.5 mm × 2.5 mm WLCSP or in a 24-lead, 4 mm × 4 mm LFCSP

### APPLICATIONS

- TEC temperature control
- Optical modules
- Optical fiber amplifiers
- Optical networking systems
- Instruments requiring TEC temperature control

### GENERAL DESCRIPTION

The ADN8833<sup>1</sup> is a monolithic H-bridge TEC driver with integrated 1 A power MOSFETs. It has a linear power stage with the linear driver (LDR) output and a pulse-width modulation (PWM) power stage with the SW output. Depending on the control voltage at the CONT input, the ADN8833 drives current through a TEC to settle the temperature of a laser diode or a passive component attached to the TEC module to the programmed target temperature.

The control voltage applied to the CONT input is generated by a digital-to-analog converter (DAC) closing the digital proportional, integral, derivative (PID) loop of temperature control system.

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The internal 2.5 V reference voltage provides a 1% accurate output that is used to bias a voltage divider network to program the maximum TEC current and voltage limits for both the heating and cooling modes. It can also be a reference voltage for the DAC and the temperature sensing circuit, including a thermistor bridge and an analog-to-digital converter (ADC).

Table 1. TEC Family Models

Model	MOSFET	Thermal Loop	Package
ADN8831	Discrete	Digital/analog	LFCSP (CP-32-7)
ADN8833	Integrated	Digital	WLCSP (CB-25-7), LFCSP (CP-24-15)
ADN8834	Integrated	Digital/analog	WLCSP (CB-25-7), LFCSP (CP-24-15)

<sup>1</sup> Product is covered by US Patent No. 6,486,643.

## TABLE OF CONTENTS

Features .....	1	TEC Voltage/Current Monitor .....	15
Applications.....	1	Maximum TEC Voltage Limit .....	15
Functional Block Diagram .....	1	Maximum TEC Current Limit .....	15
General Description .....	1	Applications Information.....	16
Revision History .....	2	Typical Application with Digital PID Using a DAC .....	16
Specifications.....	3	Thermistor Setup.....	16
Absolute Maximum Ratings.....	6	MOSFET Driver Amplifiers.....	16
Thermal Resistance .....	6	PWM Output Filter Requirements .....	17
ESD Caution.....	6	Input Capacitor Selection.....	18
Pin Configurations and Function Descriptions .....	7	Power Dissipation.....	18
Typical Performance Characteristics .....	8	PCB Layout Guidelines.....	20
Detailed Functional Block Diagram .....	12	Block Diagrams and Signal Flow .....	20
Theory of Operation .....	13	Guidelines for Reducing Noise and Minimizing Power Loss....	20
Digital PID Control.....	13	Example PCB Layout Using Two Layers .....	21
Powering the Driver .....	13	Outline Dimensions .....	23
Enable and Shutdown .....	14	Ordering Guide .....	23
Oscillator Clock Frequency.....	14		
Soft Start on Power-Up.....	14		

## REVISION HISTORY

### 8/2018—Rev. A to Rev. B

Added Patent Information .....	1
--------------------------------	---

### 8/2015—Rev. 0 to Rev. A

Added 24-Lead LFCSP.....	Universal
Changes to Features Section and Table 1 .....	1
Changes to Table 2.....	3
Changes to Table 3.....	6
Added Figure 3; Renumbered Sequentially .....	7
Changes to Figure 11 .....	9
Changes to Figure 18 and Figure 19.....	10
Changes to Figure 23.....	12
Changes to Powering the Driver Section and Figure 24 Caption...13	
Change to Soft Start on Power-Up Section .....	14
Changes to Table 7.....	17
Added Table 8; Renumbered Sequentially .....	18
Updated Outline Dimensions .....	23
Changes to Ordering Guide .....	23

### 4/2015—Revision 0: Initial Version

## SPECIFICATIONS

$V_{IN} = 2.7\text{ V to }5.5\text{ V}$ ,  $T_J = -40^\circ\text{C to }+125^\circ\text{C}$  for minimum/maximum specifications, and  $T_A = 25^\circ\text{C}$  for typical specifications, unless otherwise noted.

**Table 2.**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>POWER SUPPLY</b>						
Driver Supply Voltage	$V_{PVIN}$	WLCSP	2.7		5.5	V
	$V_{PVINL}, V_{PVINS}$	LFCSP	2.7		5.5	V
Controller Supply Voltage	$V_{VDD}$		2.7		5.5	V
Supply Current	$I_{VDD}$	PWM not switching		2.1	3.5	mA
Shutdown Current	$I_{SD}$	EN/SY = AGND or VLIM/SD = AGND		350	700	$\mu\text{A}$
Undervoltage Lockout (UVLO)	$V_{UVLO}$	$V_{VDD}$ rising	2.45	2.55	2.65	V
UVLO Hysteresis	$UVLO_{HYST}$		80	90	100	mV
<b>REFERENCE VOLTAGE</b>						
	$V_{VREF}$	$I_{VREF} = 0\text{ mA to }10\text{ mA}$	2.475	2.50	2.525	V
<b>LINEAR OUTPUT</b>						
Output Voltage	$V_{LDR}$	$I_{LDR} = 0\text{ A}$		0		V
Low				$V_{PVIN}$		V
High						V
Maximum Source Current	$I_{LDR\_SOURCE}$	$T_J = -40^\circ\text{C to }+125^\circ\text{C}$	1.0			A
Maximum Sink Current	$I_{LDR\_SINK}$	$T_J = -40^\circ\text{C to }+125^\circ\text{C}$			1.0	A
On Resistance		$I_{LDR} = 0.6\text{ A}$				
P-MOSFET	$R_{DS\_PL(ON)}$	WLCSP, $V_{PVIN} = 5.0\text{ V}$		35	50	$\text{m}\Omega$
		WLCSP, $V_{PVIN} = 3.3\text{ V}$		44	60	$\text{m}\Omega$
		LFCSP, $V_{PVIN} = 5.0\text{ V}$		50	65	$\text{m}\Omega$
		LFCSP, $V_{PVIN} = 3.3\text{ V}$		55	75	$\text{m}\Omega$
N-MOSFET	$R_{DS\_NL(ON)}$	WLCSP, $V_{PVIN} = 5.0\text{ V}$		31	50	$\text{m}\Omega$
		WLCSP, $V_{PVIN} = 3.3\text{ V}$		40	55	$\text{m}\Omega$
		LFCSP, $V_{PVIN} = 5.0\text{ V}$		45	70	$\text{m}\Omega$
		LFCSP, $V_{PVIN} = 3.3\text{ V}$		50	80	$\text{m}\Omega$
Leakage Current						
P-MOSFET	$I_{LDR\_P\_LKG}$			0.1	10	$\mu\text{A}$
N-MOSFET	$I_{LDR\_N\_LKG}$			0.1	10	$\mu\text{A}$
Linear Amplifier Gain	$A_{LDR}$			40		V/V
LDR Short-Circuit Threshold	$I_{LDR\_SH\_GNDL}$	LDR short to PGNDL, enter hiccup		2.2		A
	$I_{LDR\_SH\_PVIN}$	LDR short to PVIN, enter hiccup		-2.2		A
Hiccup Cycle	$T_{HICCUP}$			15		ms
<b>PWM OUTPUT</b>						
Output Voltage	$V_{SFB}$	$I_{SFB} = 0\text{ A}$				
Low				$0.06 \times V_{PVIN}$		V
High				$0.93 \times V_{PVIN}$		V
Maximum Source Current	$I_{SW\_SOURCE}$	$T_J = -40^\circ\text{C to }+125^\circ\text{C}$		1.0		A
Maximum Sink Current	$I_{SW\_SINK}$	$T_J = -40^\circ\text{C to }+125^\circ\text{C}$			1.0	A
On Resistance		$I_{SW} = 0.6\text{ A}$				
P-MOSFET	$R_{DS\_PS(ON)}$	WLCSP, $V_{PVIN} = 5.0\text{ V}$		47	65	$\text{m}\Omega$
		WLCSP, $V_{PVIN} = 3.3\text{ V}$		60	80	$\text{m}\Omega$
		LFCSP, $V_{PVIN} = 5.0\text{ V}$		60	80	$\text{m}\Omega$
		LFCSP, $V_{PVIN} = 3.3\text{ V}$		70	95	$\text{m}\Omega$
N-MOSFET	$R_{DS\_NS(ON)}$	WLCSP, $V_{PVIN} = 5.0\text{ V}$		40	60	$\text{m}\Omega$
		WLCSP, $V_{PVIN} = 3.3\text{ V}$		45	65	$\text{m}\Omega$
		LFCSP, $V_{PVIN} = 5.0\text{ V}$		45	75	$\text{m}\Omega$
		LFCSP, $V_{PVIN} = 3.3\text{ V}$		55	85	$\text{m}\Omega$

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
Leakage Current						
P-MOSFET	$I_{SW\_P\_LKG}$			0.1	10	$\mu\text{A}$
N-MOSFET	$I_{SW\_N\_LKG}$			0.1	10	$\mu\text{A}$
SW Node Rise Time <sup>1</sup>	$t_{SW\_R}$	$C_{SW} = 1 \text{ nF}$		1		ns
PWM Duty Cycle <sup>2</sup>	$D_{SW}$		6		93	%
SFB Input Bias Current	$I_{SFB}$			1	2	$\mu\text{A}$
<b>PWM OSCILLATOR</b>						
Internal Oscillator Frequency	$f_{OSC}$	EN/SY high	1.85	2.0	2.15	MHz
EN/SY Input Voltage					0.8	V
Low	$V_{EN/SY\_ILOW}$					V
High	$V_{EN/SY\_IHIGH}$		2.1			V
External Synchronization Frequency	$f_{SYNC}$		1.85		3.25	MHz
Synchronization Pulse Duty Cycle	$D_{SYNC}$		10		90	%
EN/SY Rising to PWM Rising Delay	$t_{SYNC\_PWM}$			50		ns
EN/SY to PWM Lock Time	$t_{SY\_LOCK}$	Number of SYNC cycles			10	Cycles
EN/SY Input Current	$I_{EN/SY}$			0.3	0.5	$\mu\text{A}$
Pull-Down Current				0.3	0.5	$\mu\text{A}$
<b>DRIVER CONTROL INPUT</b>						
Input Voltage Range	$V_{CONT}$		0		$V_{VREF}$	V
Input Resistance	$R_{CONT}$			40		k $\Omega$
Input Capacitance <sup>1</sup>	$C_{CONT}$			40		pF
<b>TEC CURRENT LIMIT</b>						
ILIM Input Voltage Range						
Cooling	$V_{ILIMC}$		1.3		$V_{VREF} - 0.2$	V
Heating	$V_{ILIMH}$		0.2		1.2	V
Current-Limit Threshold						
Cooling	$V_{ILIMC\_TH}$	$V_{ITEC} = 0.5 \text{ V}$	1.98	2.0	2.02	V
Heating	$V_{ILIMH\_TH}$	$V_{ITEC} = 2 \text{ V}$	0.48	0.5	0.52	V
ILIM Input Current						
Heating	$I_{ILIMH}$		-0.2		+0.2	$\mu\text{A}$
Cooling	$I_{ILIMC}$	Sourcing current	37.5	40	42.5	$\mu\text{A}$
Cooling to Heating Current Detection Threshold	$I_{COOL\_HEAT\_TH}$			40		mA
<b>TEC VOLTAGE LIMIT</b>						
Voltage Limit Gain	$A_{VLIM}$	$(V_{LDR} - V_{SFB})/V_{VLIM}$		2		V/V
VLIM/SD Input Voltage Range <sup>1</sup>	$V_{VLIM}$		0.2		$V_{VDD}/2$	V
VLIM/SD Input Current						
Cooling	$I_{ILIMC}$	$V_{OUT2} < V_{VREF}/2$	-0.2		+0.2	$\mu\text{A}$
Heating	$I_{ILIMH}$	$V_{OUT2} > V_{VREF}/2$ , sinking current	8	10	12.2	$\mu\text{A}$
<b>TEC CURRENT MEASUREMENT (WLCSP)</b>						
Current Sense Gain	$R_{CS}$	$V_{PVIN} = 3.3 \text{ V}$ $V_{PVIN} = 5 \text{ V}$		0.525 0.535		V/A V/A
Current Measurement Accuracy	$I_{LDR\_ERROR}$	$700 \text{ mA} \leq I_{LDR} \leq 1 \text{ A}, V_{PVIN} = 3.3 \text{ V}$ $800 \text{ mA} \leq I_{LDR} \leq 1 \text{ A}, V_{PVIN} = 5 \text{ V}$	-10 -10		+10 +10	% %
ITEC Voltage Accuracy	$V_{ITEC\_@\_700\_mA}$ $V_{ITEC\_@\_700\_mA}$ $V_{ITEC\_@\_800\_mA}$ $V_{ITEC\_@\_800\_mA}$	$V_{PVIN} = 3.3 \text{ V}$ , cooling, $V_{VREF}/2 + I_{LDR} \times R_{CS}$ $V_{PVIN} = 3.3 \text{ V}$ , heating, $V_{VREF}/2 - I_{LDR} \times R_{CS}$ $V_{PVIN} = 5 \text{ V}$ , cooling, $V_{VREF}/2 + I_{LDR} \times R_{CS}$ $V_{PVIN} = 5 \text{ V}$ , heating, $V_{VREF}/2 - I_{LDR} \times R_{CS}$	1.455 0.794 1.510 0.739	1.618 0.883 1.678 0.822	1.779 0.971 1.846 0.905	V V V V

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>TEC CURRENT MEASUREMENT (LFCSP)</b>						
Current Sense Gain	$R_{CS}$	$V_{PVIN} = 3.3\text{ V}$		0.525		V/A
		$V_{PVIN} = 5\text{ V}$		0.525		V/A
Current Measurement Accuracy	$I_{LDR\_ERROR}$	$700\text{ mA} \leq I_{LDR} \leq 1\text{ A}, V_{PVIN} = 3.3\text{ V}$	-15		+15	%
		$800\text{ mA} \leq I_{LDR} \leq 1\text{ A}, V_{PVIN} = 5\text{ V}$	-15		+15	%
ITEC Voltage Accuracy	$V_{ITEC\_@\_700\_mA}$	$V_{PVIN} = 3.3\text{ V}, \text{cooling}, V_{VREF}/2 + I_{LDR} \times R_{CS}$	1.374	1.618	1.861	V
	$V_{ITEC\_@\_700\_mA}$	$V_{PVIN} = 3.3\text{ V}, \text{heating}, V_{VREF}/2 - I_{LDR} \times R_{CS}$	0.750	0.883	1.015	V
	$V_{ITEC\_@\_800\_mA}$	$V_{PVIN} = 5\text{ V}, \text{cooling}, V_{VREF}/2 + I_{LDR} \times R_{CS}$	1.419	1.678	1.921	V
	$V_{ITEC\_@\_800\_mA}$	$V_{PVIN} = 5\text{ V}, \text{heating}, V_{VREF}/2 - I_{LDR} \times R_{CS}$	0.705	0.830	0.955	V
ITEC Voltage Output Range	$V_{ITEC}$	$I_{TEC} = 0\text{ A}$	0		$V_{VREF} - 0.05$	V
ITEC Bias Voltage	$V_{ITEC}$	$I_{LDR} = 0\text{ A}$	1.225	1.250	1.285	V
Maximum ITEC Output Current	$I_{ITEC}$		-2		+2	mA
<b>TEC VOLTAGE MEASUREMENT</b>						
Voltage Sense Gain	$A_{VTEC}$		0.24	0.25	0.26	V/V
Voltage Measurement Accuracy	$V_{VTEC\_@\_1\_V}$	$V_{LDR} - V_{SFB} = 1\text{ V}, V_{VREF}/2 + A_{VTEC} \times (V_{LDR} - V_{SFB})$	1.475	1.50	1.525	V
VTEC Output Voltage Range	$V_{VTEC}$		0.005		2.625	V
VTEC Bias Voltage	$V_{VTEC\_B}$	$V_{LDR} = V_{SFB}$	1.225	1.250	1.285	V
Maximum VTEC Output Current	$R_{VTEC}$		-2		+2	mA
<b>INTERNAL SOFT START</b>						
Soft Start Time	$t_{SS}$			150		ms
<b>VLIM/SD SHUTDOWN</b>						
VLIM/SD Low Voltage Threshold	$V_{VLIM/SD\_THL}$				0.07	V
<b>THERMAL SHUTDOWN</b>						
Thermal Shutdown Threshold	$T_{SHDN\_TH}$			170		°C
Thermal Shutdown Hysteresis	$T_{SHDN\_HYS}$			17		°C

<sup>1</sup> This specification is guaranteed by design.

<sup>2</sup> This specification is guaranteed by characterization.

## ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
PVIN to PGNDL (WLCSP)	-0.3 V to +5.75 V
PVIN to PGNDL (WLCSP)	-0.3 V to +5.75 V
PVINL to PGNDL (LFCSP)	-0.3 V to +5.75 V
PVINS to PGNDL (LFCSP)	-0.3 V to +5.75 V
LDR to PGNDL (WLCSP)	-0.3 V to $V_{PVIN}$
LDR to PGNDL (LFCSP)	-0.3 V to $V_{PVINL}$
SW to PGNDL	-0.3 V to +5.75 V
SFB to AGND	-0.3 V to $V_{VDD}$
AGND to PGNDL	-0.3 V to +0.3 V
AGND to PGNDL	-0.3 V to +0.3 V
VLIM/SD to AGND	-0.3 V to $V_{VDD}$
ILIM to AGND	-0.3 V to $V_{VDD}$
VREF to AGND	-0.3 V to +3 V
VDD to AGND	-0.3 V to +5.75 V
EN/SY to AGND	-0.3 V to $V_{VDD}$
ITEC to AGND	-0.3 V to +5.75 V
VTEC to AGND	-0.3 V to +5.75 V
Maximum Current	
VREF to AGND	20 mA
ITEC to AGND	50 mA
VTEC to AGND	50 mA
Junction Temperature	125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 sec)	260°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{JA}$  is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages, and is based on a 4-layer standard JEDEC board.

Table 4.


Package Type	$\theta_{JA}$	$\theta_{JC}$	Unit
25-Ball WLCSP	48	0.6	°C/W
24-Lead LFCSP	37	1.65	°C/W

## ESD CAUTION




**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES  
1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THESE PINS.

Figure 2. WLCSP Pin Configuration (Top View)



NOTES  
1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THESE PINS.  
2. EXPOSED PAD. SOLDER TO THE ANALOG GROUND PLANE ON THE BOARD

Figure 3. LFCSP Pin Configuration (Top View)

Table 5. Pin Function Descriptions

Pin No.		Mnemonic	Description
WLCSP	LFCSP		
A1, A2	18, 19	PGNDL	Power Ground of the Linear TEC Driver.
A3 to A5, B3, B4	1, 20 to 24	DNC	Do Not Connect. Do not connect to these pins.
B1, B2	17	LDR	Output of the Linear TEC Driver.
B5	3	VLIM/SD	Voltage Limit/Shutdown. This pin sets the cooling and heating TEC voltage limits. When this pin is pulled low, the device shuts down.
C1, C2	N/A <sup>1</sup>	PVIN	Power Input for the TEC Driver.
N/A <sup>1</sup>	16	PVINL	Power input for the linear TEC driver
N/A <sup>1</sup>	15	PVINS	Power input for the PWM TEC driver
C3	11	ITEC	TEC Current Output.
C4	2	CONT	Control Input of the TEC Driver. Apply a control signal from the DAC to this pin to close the thermal loop.
C5	4	ILIM	Current Limit. This pin sets the TEC cooling and heating current limits.
D1, D2	14	SW	Switch Node Output of the PWM TEC Driver.
D3	9	VTEC	TEC Voltage Output.
D4	8	EN/SY	Enable/Synchronization. Set this pin high to enable the device. An external synchronization clock input can be applied to this pin.
D5	5	VDD	Power for the Driver Circuits.
E1, E2	12, 13	PGNDS	Power Ground of the PWM TEC Driver.
E3	10	SFB	Feedback of the PWM TEC Driver Output.
E4	7	AGND	Signal Ground.
E5	6	VREF	2.5 V Reference Output.
N/A <sup>1</sup>	0	EP	Exposed Pad. Solder to the analog ground plane on the board.

<sup>1</sup> N/A means not applicable.

# TYPICAL PERFORMANCE CHARACTERISTICS

T<sub>A</sub> = 25°C, unless otherwise noted.




Figure 4. Efficiency vs. TEC Current at  $V_{IN} = 3.3\text{ V}$  and  $5\text{ V}$  in Cooling Mode with  $2\ \Omega$  Load




Figure 5. Efficiency vs. TEC Current at  $V_{IN} = 3.3\text{ V}$  and  $5\text{ V}$  in Heating Mode with  $2\ \Omega$  Load




Figure 6. Efficiency vs. TEC Current at  $V_{IN} = 3.3\text{ V}$  with Different Loads in Cooling Mode




Figure 7. Efficiency vs. TEC Current at  $V_{IN} = 3.3\text{ V}$  with Different Loads in Heating Mode




Figure 8. Maximum TEC Current vs. Input Voltage at  $PV_{IN}$  ( $V_{IN} = 3.3\text{ V}$ ), Without Voltage and Current Limit in Cooling Mode




Figure 9. Maximum TEC Current vs. Input Voltage at  $PV_{IN}$  ( $V_{IN} = 3.3\text{ V}$ ), Without Voltage and Current Limit in Heating Mode






Figure 10.  $V_{REF}$  Error vs. Ambient Temperature

12909-111




Figure 13. ITEC Current Reading Error vs. TEC Current in Cooling Mode

12909-013




Figure 11.  $V_{REF}$  Load Regulation

12909-101




Figure 14. VTEC Voltage Reading Error vs. TEC Voltage in Cooling Mode

12909-011




Figure 12. ITEC Current Reading Error vs. TEC Current in Heating Mode

12909-010




Figure 15. VTEC Voltage Reading Error vs. TEC Voltage in Heating Mode

12909-014




Figure 16. Typical Enable Waveforms in Cooling Mode,  $V_{IN} = 3.3\text{ V}$ , Load =  $2\ \Omega$ , TEC Current = 1 A




Figure 18. Typical Switch and Voltage Ripple Waveforms in Cooling Mode,  $V_{IN} = 3.3\text{ V}$ , Load =  $2\ \Omega$ , TEC Current = 1 A




Figure 17. Enable Waveforms in Heating Mode,  $V_{IN} = 3.3\text{ V}$ , Load =  $2\ \Omega$ , TEC Current = 1 A




Figure 19. Typical Switch and Voltage Ripple Waveforms in Heating Mode,  $V_{IN} = 3.3\text{ V}$ , Load =  $2\ \Omega$ , TEC Current = 1 A




Figure 20. Cooling to Heating Transition




Figure 22. Zero Crossing TEC Current Zoom in from Cooling to Heating




Figure 21. Zero Crossing TEC Current Zoom in from Heating to Cooling

DETAILED FUNCTIONAL BLOCK DIAGRAM




Figure 23. Detailed Functional Block Diagram of the ADN8833 in the WLCSP

12909-016



**ENABLE AND SHUTDOWN**

To enable the ADN8833, apply a logic high voltage to the EN/SY pin while the voltage at the VLIM/SD pin is above the maximum shutdown threshold of 0.07 V. If either the EN/SY pin voltage is set to logic low or the VLIM/SD voltage is below 0.07 V, the driver goes into an ultralow current state. The current drawn in shutdown mode is 350  $\mu$ A typically. Most of the current is consumed by the VREF circuit block, which is always on even when the device is disabled or shut down. The device can also be enabled when an external synchronization clock signal is applied to the EN/SY pin and the voltage at VLIM/SD input is above 0.07 V. Table 6 shows the combinations of the two input signals that are required to enable the ADN8833.

**Table 6. Enable Pin Combinations**

EN/SY Input	VLIM/SD Input	Driver
>2.1 V	>0.07 V	Enabled
Switching between high >2.1 V and low < 0.8 V	>0.07 V	Enabled
<0.8 V	No effect <sup>1</sup>	Shutdown
Floating	No effect <sup>1</sup>	Shutdown
No effect <sup>1</sup>	$\leq$ 0.07 V	Shutdown

<sup>1</sup> No effect means this signal has no effect in shutting down or in enabling the device.

**OSCILLATOR CLOCK FREQUENCY**

The ADN8833 has an internal oscillator that generates a 2.0 MHz switching frequency for the PWM output stage. This oscillator is active when the enabled voltage at the EN/SY pin is set to a logic level higher than 2.1 V and the VLIM/SD pin voltage is greater than the shutdown threshold of 0.07 V.

**External Clock Operation**

The PWM switching frequency of the ADN8833 can be synchronized to an external clock from 1.85 MHz to 3.25 MHz applied to the EN/SY input pin as shown on Figure 25.




Figure 25. Synchronize to an External Clock

**Connecting Multiple ADN8833 Devices**

Multiple ADN8833 devices can be driven from a single master clock signal by connecting the external clock source to the EN/SY pin of each slave device. The input ripple can be greatly reduced by operating the ADN8833 devices 180° out of phase

from each other by placing an inverter at one of the EN/SY pins, as shown in Figure 26.




Figure 26. Multiple ADN8833 Devices Driven from a Master Clock

**SOFT START ON POWER-UP**

The ADN8833 has an internal soft start circuit that generates a ramp with a typical 150 ms profile to minimize inrush current during power-up. The settling time and the final voltage across the TEC depends on the TEC voltage required by the control voltage of voltage loop. The higher the TEC voltage is, the longer it requires to be built up.

When the ADN8833 is first powered up, the linear side discharges the output of any prebias voltage. As soon as the prebias is eliminated, the soft start cycle begins. During the soft start cycle, both the PWM and linear outputs track the internal soft start ramp until they reach midscale, where the control voltage,  $V_C$ , is equal to the bias voltage,  $V_B$ . From the midscale voltage, the PWM and linear outputs are then controlled by  $V_C$  and diverge from each other until the required differential voltage is developed across the TEC or the differential voltage reaches the voltage limit. The voltage developed across the TEC depends on the control point at that moment in time. Figure 27 shows an example of the soft start in cooling mode. Note that, as both the LDR and SFB voltages increase with the soft start ramp and approach  $V_B$ , the ramp slows down to avoid possible current overshoot at the point where the TEC voltage starts to build up.




Figure 27. Soft Start Profile in Cooling Mode

### TEC VOLTAGE/CURRENT MONITOR

The TEC real-time voltage and current are detectable at VTEC and ITEC, respectively.

#### Voltage Monitor

VTEC is an analog voltage output pin with a voltage proportional to the actual voltage across the TEC. A center VTEC voltage of 1.25 V corresponds to 0 V across the TEC. Convert the voltage at VTEC and the voltage across the TEC using the following equation:

$$V_{VTEC} = 1.25 \text{ V} + 0.25 \times (V_{LDR} - V_{SFB})$$

#### Current Monitor

ITEC is an analog voltage output pin with a voltage proportional to the actual current through the TEC. A center ITEC voltage of 1.25 V corresponds to 0 A through the TEC. Convert the voltage at ITEC and the current through the TEC using the following equations:

$$V_{ITEC\_COOLING} = 1.25 \text{ V} + I_{LDR} \times R_{CS}$$

where the current sense gain ( $R_{CS}$ ) is 0.525 V/A.

$$V_{ITEC\_HEATING} = 1.25 \text{ V} - I_{LDR} \times R_{CS}$$

### MAXIMUM TEC VOLTAGE LIMIT

The maximum TEC voltage is set by applying a voltage divider at the VLIM/SD pin to protect the TEC. The voltage limiter operates bidirectionally and allows the cooling limit to be different from the heating limit.

#### Using a Resistor Divider to Set the TEC Voltage Limit

Separate voltage limits are set using a resistor divider. The internal current sink circuitry connected to VLIM/SD draws a current when the ADN8833 drives the TEC in a heating direction, which lowers the voltage at VLIM/SD. The current sink is not active when the TEC is driven in a cooling direction; therefore, the TEC heating voltage limit is always lower than the cooling voltage limit.




Figure 28. Using a Resistor Divider to Set the TEC Voltage Limit

Calculate the cooling and heating limits using the following equations:

$$V_{VLIM\_COOLING} = V_{REF} \times R_{V2} / (R_{V1} + R_{V2})$$

where  $V_{REF} = 2.5 \text{ V}$ .

$$V_{VLIM\_HEATING} = V_{VLIM\_COOLING} - I_{SINK\_VLIM} \times R_{V1} || R_{V2}$$

where  $I_{SINK\_VLIM} = 10 \mu\text{A}$ .

$$V_{TEC\_MAX\_COOLING} = V_{VLIM\_COOLING} \times A_{VLIM}$$

where  $A_{VLIM} = 2 \text{ V/V}$ .

$$V_{TEC\_MAX\_HEATING} = V_{VLIM\_HEATING} \times A_{VLIM}$$

### MAXIMUM TEC CURRENT LIMIT

To protect the TEC, separate maximum TEC current limits in cooling and heating directions are set by applying a voltage combination at the ILIM pin.

#### Using a Resistor Divider to Set the TEC Current Limit

The internal current sink circuitry connected to ILIM draws a 40 µA current when the ADN8833 drives the TEC in a cooling direction, which allows a high cooling current. Use the following equations to calculate the maximum TEC currents:

$$V_{ILIM\_HEATING} = V_{REF} \times R_{C2} / (R_{C1} + R_{C2})$$

where  $V_{REF} = 2.5 \text{ V}$ .

$$V_{ILIM\_COOLING} = V_{ILIM\_HEATING} + I_{SINK\_ILIM} \times R_{C1} || R_{C2}$$

where  $I_{SINK\_ILIM} = 40 \mu\text{A}$ .

$$I_{TEC\_MAX\_COOLING} = \frac{V_{ILIM\_COOLING} - 1.25 \text{ V}}{R_{CS}}$$

where  $R_{CS} = 0.525 \text{ V/A}$ .

$$I_{TEC\_MAX\_HEATING} = \frac{1.25 \text{ V} - V_{ILIM\_HEATING}}{R_{CS}}$$




Figure 29. Using a Resistor Divider to Set the TEC Current Limit

$V_{ILIM\_HEATING}$  must not exceed 1.2 V and  $V_{ILIM\_COOLING}$  must be more than 1.3 V to leave proper margins between the heating and the cooling modes.








Figure 31. LDR Voltage vs. CONT Voltage




Figure 32. SFB Voltage vs. CONT Voltage




Figure 33. TEC Voltage vs. CONT Voltage

**PWM OUTPUT FILTER REQUIREMENTS**

A type three compensator internally compensates the PWM amplifier. As the poles and zeros of the compensator are designed by assuming the resonance frequency of the output LC tank being 50 kHz, the selection of the inductor and the capacitor must follow this guideline to ensure system stability.

**Inductor Selection**

The inductor selection determines the inductor current ripple and loop dynamic response. Larger inductance results in smaller current ripple and slower transient response as smaller inductance results in the opposite performance. To optimize the performance, a trade-off must be made between transient response speed, efficiency, and component size. Calculate the inductor value with the following equation:

$$L = \frac{V_{SW\_OUT} \times (V_{IN} - V_{SW\_OUT})}{V_{IN} \times f_{SW} \times \Delta I_L}$$

where:

$V_{SW\_OUT}$  is the PWM amplifier output.

$f_{SW}$  is the switching frequency (2 MHz by default).

$\Delta I_L$  is the inductor current ripple.

A 1  $\mu$ H inductor is typically recommended to allow reasonable output capacitor selection while maintaining a low inductor current ripple. If lower inductance is required, a minimum inductor value of 0.68  $\mu$ H is suggested to ensure that the current ripple is set to a value between 30% and 40% of the maximum load current, which is 1.5 A.

Except for the inductor value, the equivalent dc resistance (DCR) inherent in the metal conductor is also a critical factor for inductor selection. The DCR accounts for most of the power loss on the inductor by  $DCR \times I_{OUT}^2$ . Using an inductor with high DCR degrades the overall efficiency significantly. In addition, there is a conduct voltage drop across the inductor because of the DCR. When the PWM amplifier is sinking current in cooling mode, this voltage drives the minimum voltage of the amplifier higher than  $0.06 \times V_{IN}$  by at least tenth of millivolts. Similarly, the maximum PWM amplifier output voltage is lower than  $0.93 \times V_{IN}$ . This voltage drop is proportional to the value of DCR and it reduces the output voltage range at the TEC.

When selecting an inductor, ensure that the saturation current rating is higher than the maximum current peak to prevent saturation. In general, ceramic multilayer inductors are suitable for low current applications due to small size and low DCR. When the noise level is critical, a shielded ferrite inductor may be used to reduce the electromagnetic interference (EMI).

**Table 7. Recommended Inductors**

Vendor	Value	Device No.	Footprint (mm)
Toko	1.0 $\mu$ H $\pm$ 20%, 2.7 A (typical)	DFE201612P-H-1R0M	2.0 $\times$ 1.6
Taiyo Yuden	1.0 $\mu$ H $\pm$ 20%, 2.2 A (typical)	MAKK2016T1R0M	2.0 $\times$ 1.6
Murata	1.0 $\mu$ H $\pm$ 20%, 2.3 A (typical)	LQM2MPN1R0MGH	2.0 $\times$ 1.6

### Capacitor Selection

The output capacitor selection determines the output voltage ripple, transient response, as well as the loop dynamic response of the PWM amplifier output. Use the following equation to select the capacitor:

$$C = \frac{V_{SW\_OUT} \times (V_{IN} - V_{SW\_OUT})}{V_{IN} \times 8 \times L \times (f_{SW})^2 \times \Delta V_{OUT}}$$

Note that the voltage caused by the product of current ripple,  $\Delta I_L$ , and the capacitor equivalent series resistance (ESR) also add up to the total output voltage ripple. Selecting a capacitor with low ESR can increase overall regulation and efficiency performance.

**Table 8. Recommended Capacitors**

Vendor	Value	Device No.	Footprint (mm)
Murata	10 $\mu$ F $\pm$ 10%, 10 V	ZRB18AD71A106KE01L	1.6 $\times$ 0.8
Murata	10 $\mu$ F $\pm$ 20%, 10 V	GRM188D71A106MA73	1.6 $\times$ 0.8
Taiyo Yuden	10 $\mu$ F $\pm$ 20%, 10 V	LMK107BC6106MA-T	1.6 $\times$ 0.8

### INPUT CAPACITOR SELECTION

On the PVIN pin, the amplifiers require an input capacitor to decouple the noise and to provide the transient current to maintain stable input and output voltage. A 10  $\mu$ F ceramic capacitor rated at 10 V is the minimum recommended value. Increasing the capacitance reduces the switching ripple that couples into the power supply but increases the capacitor size. Because the current at the input terminal of the PWM amplifier is discontinuous, a capacitor with low effective series inductance (ESL) is preferred to reduce voltage spikes.

In most applications, a decoupling capacitor is used in parallel with the input capacitor. The decoupling capacitor is usually a 100 nF ceramic capacitor with very low ESR and ESL, which provides better noise rejection at high frequency bands.

An RC low-pass filter can be optionally added between the PVIN and VDD pins to prevent high frequency noise from entering VDD, as shown in Figure 30. The capacitor and resistor values are typically 10  $\Omega$  and 100 nF, respectively.

### POWER DISSIPATION

This section provides guidelines to calculate the power dissipation of ADN8833. Approximate the total power dissipation in the device by

$$P_{LOSS} = P_{PWM} + P_{LINEAR}$$

where:

$P_{LOSS}$  is the total power dissipation in the ADN8833.

$P_{LINEAR}$  is the power dissipation in the linear regulator.

### PWM Regulator Power Dissipation

The PWM power stage is configured as a buck regulator and its dominant power dissipation ( $P_{PWM}$ ) includes power switch conduction losses ( $P_{COND}$ ), switching losses ( $P_{SW}$ ), and transition losses ( $P_{TRAN}$ ). Other sources of power dissipation are usually less significant at the high output currents of the application thermal limit and can be neglected in approximation.

Estimate the power dissipation of the buck regulator by

$$P_{LOSS} = P_{COND} + P_{SW} + P_{TRAN}$$

#### Conduction Loss ( $P_{COND}$ )

The conduction loss consists of two parts: inductor conduction loss ( $P_{COND\_L}$ ) and power switch conduction loss ( $P_{COND\_S}$ ).

$$P_{COND} = P_{COND\_L} + P_{COND\_S}$$

Inductor conduction loss is proportional to the DCR of the output inductor, L. Using an inductor with low DCR enhances the overall efficiency performance. Use the following equation to estimate the inductor conduction loss:

$$P_{COND\_L} = DCR \times I_{OUT}^2$$

Power switch conduction losses are caused by the flow of the output current through both the high-side and low-side power switches, each of which has its own internal on resistance ( $R_{DS(ON)}$ ).

Use the following equation to estimate the amount of power switch conduction loss:

$$P_{COND\_S} = (R_{DS(ON\_HS)} \times D + R_{DS(ON\_LS)} \times (1 - D)) \times I_{OUT}^2$$

where:

$R_{DS(ON\_HS)}$  is the on resistance of the high-side MOSFET.

$D$  is the duty cycle ( $D = V_{OUT}/V_{IN}$ ).

$R_{DS(ON\_LS)}$  is the on resistance of the low-side MOSFET.

#### Switching Loss ( $P_{SW}$ )

Switching losses are associated with the current drawn by the driver to turn the power devices on and off at the switching frequency. Each time a power device gate is turned on or off, the driver transfers a charge from the input supply to the gate, and then from the gate to ground. Use the following equation to estimate the switching loss:

$$P_{SW} = (C_{GATE\_HS} + C_{GATE\_LS}) \times V_{IN}^2 \times f_{SW}$$

where:

$C_{GATE\_HS}$  is the gate capacitance of the high-side MOSFET.

$C_{GATE\_LS}$  is the gate capacitance of the low-side MOSFET.

$f_{SW}$  is the switching frequency.

For the ADN8833, the total of ( $C_{GATE\_HS} + C_{GATE\_LS}$ ) is approximately 1 nF.

**Transition Loss ( $P_{TRAN}$ )**

Transition losses occur because the high-side MOSFET cannot turn on or off instantaneously. During a switch node transition, the MOSFET provides all the inductor current. The source-to-drain voltage of the MOSFET is half the input voltage, resulting in power loss. Transition losses increase with both load and input voltage and occur twice for each switching cycle. Use the following equation to estimate the transition loss:

$$P_{TRAN} = 0.5 \times V_{IN} \times I_{OUT} \times (t_R + t_F) \times f_{SW}$$

where:

$t_R$  is the rise time of the switch node.

$t_F$  is the fall time of the switch node.

For the [ADN8833](#),  $t_R$  and  $t_F$  are both approximately 1 ns.

**Linear Regulator Power Dissipation**

The power dissipation of the linear regulator is given by the following equation:

$$P_{LINEAR} = [(V_{IN} - V_{OUT}) \times I_{OUT}] + (V_{IN} \times I_{GND})$$

where:

$V_{IN}$  and  $V_{OUT}$  are the input and output voltages of the linear regulator.

$I_{OUT}$  is the load current of the linear regulator.

$I_{GND}$  is the ground current of the linear regulator.

Power dissipation due to the ground current is generally small and can be ignored for the purposes of this calculation.

## PCB LAYOUT GUIDELINES




Figure 34. System Block Diagram

### BLOCK DIAGRAMS AND SIGNAL FLOW

The ADN8833 integrates analog signal conditioning blocks, a load protection block, and a TEC driver power stage all in a single IC. To achieve the best possible circuit performance, attention must be paid to keep noise of the power stage from contaminating the sensitive analog conditioning and protection circuits. In addition, the layout of the power stage must be performed such that the IR losses are minimized to obtain the best possible electrical efficiency. The system block diagram of the ADN8833 is shown in Figure 34.

### GUIDELINES FOR REDUCING NOISE AND MINIMIZING POWER LOSS

Each printed circuit board (PCB) layout is unique because of the physical constraints defined by the mechanical aspects of a given design. In addition, several other circuits work in conjunction with the TEC driver; these circuits have their own layout requirements, so there are always compromises that must be made for a given system. However, to minimize noise and keep power losses to a minimum during the PCB layout process, observe the following guidelines.

#### General PCB Layout Guidelines

Switching noise can interfere with other signals in the system; therefore, the switching signal traces must be placed away from the power stage to minimize the effect. If possible, place the ground plate between the small signal layer and power stage layer as a shield.

Supply voltage drop on traces is also an important consideration because it determines the voltage headroom of the TEC driver at high currents. For example, if the supply voltage from the front-end system is 3.3 V, and the voltage drop on the traces is 0.5 V, PVIN sees only 2.8 V, which limits the maximum voltage of the linear regulator as well as the maximum voltage across the TEC. To mitigate the voltage waste on traces and impedance interconnection, place the ADN8833 and the input decoupling components close to the supply voltage terminal. This placement

not only improves the system efficiency, but also provides better regulation performance at the output.

To prevent noise signal from circulating through ground plates, reference all of the sensitive analog signals to AGND and connect AGND to PGNDs using only a single point connection. This ensures that the switching currents of the power stage do not flow into the sensitive AGND node.

#### PWM Power Stage Layout Guidelines

The PWM power stage consists of a MOSFET pair that forms a switch mode output that switches current from PVIN to the load via an LC filter. The ripple voltage on the PVIN pin is caused by the discontinuous current switched by the PWM side MOSFETs. This rapid switching causes voltage ripple to form at the PVIN input, which must be filtered using a bypass capacitor. Place a 10  $\mu$ F capacitor as close as possible to the PVIN pin to connect PVIN to PGNDs. Because the 10  $\mu$ F capacitor is sometimes bulky and has higher ESR and ESL, a 100 nF decoupling capacitor is usually used in parallel with it, placed between PVIN and PGNDs.

Because the decoupling is part of the pulsating current loop, which carries high di/dt signals, the traces must be short and wide to minimize the parasitic inductance. As a result, this capacitor is usually placed on the same side of the board as the ADN8833 to ensure short connections. If the layout requires that 10  $\mu$ F capacitor be on the opposite side of the PCB, use multiple vias to reduce via impedance.

The layout around the SW node is also critical because it switches between PVIN and ground rapidly, which makes this node a strong EMI source. Keep the copper area that connects the SW node to the inductor small to minimize parasitic capacitance between the SW node and other signal traces. This helps minimize noise on the SW node due to excessive charge injection. However, in high current applications, the copper area may be increased reasonably to provide heat sink and to sustain high current flow.

Connect the ground side of the capacitor in the LC filter as close as possible to PGNDs to minimize the ESL in the return path.

**Linear Power Stage Layout Guidelines**

The linear power stage consists of a MOSFET pair that forms a linear amplifier, which operates in linear mode for very low output currents, and changes to fully enhanced mode for greater output currents.

Because the linear power stage does not switch currents rapidly like the PWM power stage, it does not generate noise currents. However, the linear power stage still requires a minimum amount of bypass capacitance to decouple its input.

Place a 100 nF capacitor that connects from PVIN to PGNDL as close as possible to the PVIN pin.

**EXAMPLE PCB LAYOUT USING TWO LAYERS**

Figure 35, Figure 36, and Figure 37 show an example ADN8833 WLCSP PCB layout that uses two layers. This layout example achieves a small solution size of approximately 18 mm<sup>2</sup> with all of the conditioning circuitry and PID included. Using more layers and blind vias allows the solution size to be reduced even further because more of the discrete components can relocate to the bottom side of the PCB.




Figure 35. Example PCB Layout Using Two Layers (Top and Bottom Layers)

12909-036




Figure 36. Example PCB Layout Using Two Layers (Top Layer Only)

12509-037




Figure 37. Example PCB Layout Using Two Layers (Bottom Layer Only)

12509-038

OUTLINE DIMENSIONS





Figure 38. 25-Ball Wafer Level Chip Scale Package [WLCSP] (CB-25-7)  
Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-WGGD-8.  
Figure 39. 24-Lead Lead-frame Chip Scale Package [LFCSP\_WQ] 4 mm x 4 mm Body, Very Very Thin Quad (CP-24-15)  
Dimensions shown in millimeters

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range <sup>2</sup>	Package Description	Package Option
ADN8833ACBZ-R7	-40°C to +125°C	25-Ball Wafer Level Chip Scale Package [WLCSP]	CB-25-7
ADN8833CB-EVALZ		25-Ball WLCSP Evaluation Board: ±1 A TEC Current Limit, 3 V TEC Voltage Limit	
ADN8833ACPZ-R2	-40°C to +125°C	24-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-24-15
ADN8833ACPZ-R7	-40°C to +125°C	24-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-24-15
ADN8833CP-EVALZ		24-Lead LFCSP Evaluation Board: ±1 A TEC Current Limit, 3 V TEC Voltage Limit	

<sup>1</sup> Z = RoHS Compliant Part.

<sup>2</sup> Operating junction temperature range. The ambient operating temperature range is -40°C to +85°C.