

Intel[®] Platform Controller Hub EG20T

Datasheet

July 2012

Order Number: 324211-009US



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

A "Mission Critical Application" is any application in which failure of the Intel Product could result, directly or indirectly, in personal injury or death. SHOULD YOU PURCHASE OR USE INTEL'S PRODUCTS FOR ANY SUCH MISSION CRITICAL APPLICATION, YOU SHALL INDEMNIFY AND HOLD INTEL AND ITS SUBSIDIARIES, SUBCONTRACTORS AND AFFILIATES, AND THE DIRECTORS, OFFICERS, AND EMPLOYEES OF EACH, HARMLESS AGAINST ALL CLAIMS COSTS, DAMAGES, AND EXPENSES AND REASONABLE ATTORNEYS' FEES ARISING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PRODUCT LIABILITY, PERSONAL INJURY, OR DEATH ARISING IN ANY WAY OUT OF SUCH MISSION CRITICAL APPLICATION, WHETHER OR NOT INTEL OR ITS SUBCONTRACTOR WAS NEGLIGENT IN THE DESIGN, MANUFACTURE, OR WARNING OF THE INTEL PRODUCT OR ANY OF ITS PARTS.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined". Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/design/literature.htm

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Go to: http://www.intel.com/products/processor%5Fnumber/ for details.

 α Intel® Hyper-Threading Technology requires an Intel® HT Technology enabled system. Check with your PC manufacturer. Performance will vary depending on the specific hardware and software used. Not available on Intel® Core™ i5-750. For more information including details on which processors support Intel® HT Technology, visit http://www.intel.com/technology/platform-technology/hyper-threading/index.htm.

β Intel[®] High Definition Audio requires an Intel[®] HD Audio enabled system. Consult your PC manufacturer for more information. Sound quality will depend on equipment and actual implementation. For more information about Intel[®] HD Audio, refer to http://www.intel.com/design/chipsets/hdaudio.htm.

 χ Intel[®] 64 architecture requires a system with a 64-bit enabled processor, chipset, BIOS and software. Performance will vary depending on the specific hardware and software you use. Consult your PC manufacturer for more information. For more information, visit http://developer.intel.com/technology/intel64/index.htm.

 δ Intel[®] Virtualization Technology requires a computer system with an enabled Intel[®] processor, BIOS and virtual machine monitor (VMM). Functionality, performance or other benefits will vary depending on hardware and software configurations. Software applications may not be compatible with all operating systems. Consult your PC manufacturer. For more information, visit http://www.intel.com/technology/virtualization/server/.

ε The original equipment manufacturer must provide Intel[®] Trusted Platform Module (Intel[®] TPM) functionality, which requires an Intel[®] TPM-supported BIOS. Intel[®] TPM functionality must be initialized and may not be available in all countries.

 θ For Enhanced Intel SpeedStep® Technology, see the Processor Spec Finder at http://ark.intel.com/, or contact your Intel representative for more information.

 I^2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I^2C bus/protocol and was developed by Intel. Implementations of the I^2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

BunnyPeople, Celeron, Celeron Inside, Centrino, Centrino Inside, Cilk, Core Inside, i960, Intel, the Intel logo, Intel AppUp, Intel Atom, Intel Atom Inside, Intel Core, Intel Inside, the Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel Sponsors of Tomorrow. the Intel Sponsors of Tomorrow. logo, Intel StrataFlash, Intel YPro, Intel XScale, InTru, the InTru logo, the InTru Inside logo, InTru soundmark, Itanium Inside, MCS, MMX, Moblin, Pentium, Pentium Inside, skoool, the skoool logo, Sound Mark, The Creators Project, The Journey Inside, VPro Inside, VTune, Xeon, and Xeon Inside are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

Microsoft, Windows, and the Windows logo are trademarks, or registered trademarks of Microsoft Corporation in the United States and/or other countries.

Copyright @ 2009-2012, Intel Corporation and/or its suppliers and licensors. All rights reserved.

Intel[®] Platform Controller Hub EG20T Datasheet

July 2012 Order Number: 324211-009US



Contents

| 1.0 | Ove | rview | | 45 |
|-----|-----|----------------------|---|------|
| | 1.1 | Referer | nce Documents | 47 |
| | 1.2 | Feature | PS | 47 |
| | 1.3 | Devices | s and Functions | 51 |
| 2.0 | PCI | Express ³ | * Bridge | 55 |
| | 2.1 | Overvie | | 55 |
| | 2.2 | | nal Clarification | |
| | 2.3 | | r Address Map | |
| | | 2.3.1 | PCI Configuration Registers | |
| | 2.4 | PCI Cor | nfiguration Registers | |
| | | 2.4.1 | VID— Vendor Identification Register | |
| | | 2.4.2 | DID— Device Identification Register | |
| | | 2.4.3 | PCICMD— PCI Command Register | |
| | | 2.4.4 | PCISTS—PCI Status Register | |
| | | 2.4.5 | RID— Revision Identification Register | |
| | | 2.4.6 | CC— Class Code Register | |
| | | 2.4.7 | MLT— Master Latency Timer Register | |
| | | 2.4.8 | HEADTYP— Header Type Register | 60 |
| | | 2.4.9 | PBN— Primary Bus Number Register | 60 |
| | | 2.4.10 | SDBN— Secondary Bus Number Register | . 61 |
| | | 2.4.11 | SBBN— Subordinate Bus Number Register | 61 |
| | | 2.4.12 | SDLT— Secondary Latency Timer Register | 61 |
| | | 2.4.13 | IOBS— I/O Base Register | 61 |
| | | | IOLMT— I/O Limit Register | |
| | | | SDSTS— Secondary Status Register | |
| | | | MBS— Memory Base Register | |
| | | | MLMT— Memory Limit Register | |
| | | | PMBS— Prefetchable Memory Base Register | |
| | | | PMLMT— Prefetchable Memory Limit Register | |
| | | | PMUBS— Prefetchable Memory Base Upper 32-bit Register | |
| | | | PMULMT— Prefetchable Memory Limit Upper 32-bit Register | |
| | | | IOUBS— I/O Base Upper 16-bit Register | |
| | | | IOULMT— I/O Limit Upper 16-bit Register | |
| | | | CAP_PTR— Capabilities Pointer Register | |
| | | | INT_LN— Interrupt Line Register | |
| | | | INT_PN— Interrupt Pin Register | |
| | | | BRG_CTL— Bridge Control Register | |
| | | | PM_CAPID—PCI Power Management Capability ID Register | |
| | | | NXT_PTR1—Next Item Pointer #1 Register | |
| | | | PM_CAP—Power Management Capabilities Register | |
| | | | PWR_CNTL_STS—Power Management Control/Status Register | |
| | | | PCIe_CAPID—PCIe Capability ID Register | |
| | | | PCIe_NPR—PCIe Next Item Pointer Register | |
| | | | PCIe_CP—PCIe Capabilities Register | |
| | | | PCIe_DCP—PCIe Device Capabilities Register | |
| | | | PCIe_DCT—PCIe Device Control Register | |
| | | | PCIe_DST—PCIe Device Status Register | |
| | | | PCIe_LCP—PCIe Link Capabilities Register | |
| | | | PCIe_LCT—PCIe Link Control Register | |
| | | | PCIe_LST—PCIe Link Status Register | |
| | | 2.4.41 | PCIe DCP2—PCIe Device Capabilities 2 Register | ชา |



| | | | | T2—PCIe Device Control 2 Register | |
|-----|-------|---------|----------------------|---|-------|
| | | | | T2—PCIe Link Control 2 Register | |
| | | | | 72—PCIe Link Status 2 Register | |
| 3.0 | Pack | et Hub | | | 87 |
| | 3.1 | Overvie | ew | | 87 |
| | 3.2 | | | Map | |
| | | 3.2.1 | | guration Registers | |
| | | 3.2.2 | | Mapped I/O Registers (BAR: MEM_BASE) | |
| | | 5.2.2 | 3.2.2.1 | Queue Control Register | |
| | | | 3.2.2.2 | Device Control Registers | 03 |
| | 3.3 | Registe | | Device Control (registers | |
| | 5.5 | 3.3.1 | | guration Registers | |
| | | 3.3.1 | 3.3.1.1 | VID— Vendor Identification Register | |
| | | | 3.3.1.2 | DID— Device Identification Register | |
| | | | 3.3.1.3 | PCICMD— PCI Command Register | 91 |
| | | | 3.3.1.4 | PCISTS—PCI Status Register | 92 |
| | | | 3.3.1.5 | RID— Revision Identification Register | 93 |
| | | | 3.3.1.6 | CC— Class Code Register | 93 |
| | | | 3.3.1.7 | MLT— Master Latency Timer Register | 94 |
| | | | 3.3.1.8 | HEADTYP— Header Type Register | 94 |
| | | | 3.3.1.9 | MEM BASE— MEM Base Address Register | 94 |
| | | | 3.3.1.10 | ROM_BASE— Extended ROM Base Address Register | 95 |
| | | | 3.3.1.11 | SSVID— Subsystem Vendor ID Register | 95 |
| | | | 3.3.1.12 | SSID— Subsystem ID Register | 95 |
| | | | 3.3.1.13 | CAP_PTR— Capabilities Pointer Register | 96 |
| | | | 3.3.1.14 | INT_LN— Interrupt Line Register | 96 |
| | | | 3.3.1.15 | INT_PN— Interrupt Pin Register | 96 |
| | | | 3.3.1.16 | MSI_CAPID—MSI Capability ID Register | 96 |
| | | | 3.3.1.17 3.3.1.18 | MSI_NPR—MSI Next Item Pointer Register | 97 |
| | | | 3.3.1.19 | MSI_MAR—MSI Message Address Register | |
| | | | 3.3.1.20 | MSI_MD—MSI Message Data Register | |
| | | | 3.3.1.21 | PM_CAPID—PCI Power Management Capability ID Register | |
| | | | 3.3.1.22 | PM_NPR—PM Next Item Pointer Register | 99 |
| | | | 3.3.1.23 | PM_CAP—Power Management Capabilities Register | 99 |
| | | | 3.3.1.24 | PWR_CNTL_STS—Power Management Control/Status Register | .100 |
| | | 3.3.2 | Memory- | Mapped I/O Registers (BAR: MEM_BASE) | |
| | | | 3.3.2.1 | Packet Hub ID Register | |
| | | | 3.3.2.2 | Queue Priority Value Register | . 101 |
| | | | 3.3.2.3 | Upstream Queue Max Size Register | |
| | | | 3.3.2.4 | Downstream Queue Max Size Register | |
| | | | 3.3.2.5 | Completion Response Time-out Register | . 103 |
| | | | 3.3.2.6 | Device Read Pre-Fetch Control Register | |
| | | | 3.3.2.7 | Dead Lock Avoid Type Selector Register | |
| | | | 3.3.2.8 | Interrupt Pin Register Write Permit Register 0 | |
| | | | 3.3.2.9 | Interrupt Pin Register Write Permit Register 1 | |
| | | | 3.3.2.10 3.3.2.11 | Interrupt Pin Register Write Permit Register 2 | 106 |
| | | | 3.3.2.11 | Interrupt Pin Register Write Permit Register 3 | 100 |
| | 3.4 | Eunstin | | ption | |
| | 3.4 | | | | |
| | | 3.4.1 | • | Doloted Degisters | |
| | | 2 4 2 | 3.4.1.1 | Related Registers | |
| | | 3.4.2 | | Reduction Mechanism | |
| | | | 3.4.2.1 | Related Registers | . 111 |
| 4.0 | Seria | I ROM I | interface. | | . 113 |
| | 4.1 | Overvi | ew | | . 113 |
| | | 4.1.1 | | Connection When Not Connecting Serial ROM | |
| | | | | | |



| | | 4.1.2 | | JM Address Map Structure | | | |
|-----|-----------------|---|--|---|---|--|--|
| | | | 4.1.2.1 | Option ROM Space | 114 | | |
| | | | 4.1.2.2 | Initialize Data Space | 114 | | |
| | | | 4.1.2.3 | Control Space | 116 | | |
| | 4.2 | Function | nal Descri | ption | 116 | | |
| | | 4.2.1 | | n Mode | | | |
| | | 4.2.2 | | de | | | |
| | | 7.2.2 | 4.2.2.1 | The Serial ROM Writing Method | | | |
| | | | 4.2.2.1 | Special Address | | | |
| | | 4.2.3 | | | | | |
| | | 4.2.3 | • | of Serial ROM Data | | | |
| | | | 4.2.3.1 | When Not Using Initialize Function | | | |
| | | | 4.2.3.2 | Only MAC Address Set | 120 | | |
| | | | 4.2.3.3 | Only Subsystem ID or Subsystem Vendor ID Set | | | |
| | | | 4.2.3.4 | MAC Address & Subsystem ID or Subsystem Vendor ID Set | 121 | | |
| 5.0 | Clock | (S | | | 123 | | |
| | 5.1 | Overvi | ew | | 123 | | |
| | 5.2 | | | l | | | |
| | 5.3 | | | ram | | | |
| | 5.4 | | | | | | |
| | J. 4 | | | | | | |
| | | 5.4.1 | | Mapped I/O Registers | | | |
| | | | 5.4.1.1 | Clock Configuration Register (CLKCFG) | | | |
| | 5.5 | | onal Descri | ption | 126 | | |
| | | 5.5.1 | | Clock | | | |
| | | | 5.5.1.1 | Packet Hub Clock | 126 | | |
| | | | 5.5.1.2 | Internal BUS Clock of Each Function | | | |
| | | 5.5.2 | Periphera | al Clock | | | |
| | | | 5.5.2.1 | Baud Rate Clock (UART/CAN) | 126 | | |
| | | | 5.5.2.2 | UART Clock Selection Sequence Without PLL Setting | 131 | | |
| | | | 5.5.2.3 | UART Clock Selection Sequence With PLL Setting | 131 | | |
| | | | 5.5.2.4 | Gigabit Ethernet Transmission Clock Control | 131 | | |
| | | | 5.5.2.5 | SDIO Clock Control | 132 | | |
| 6.0 | Dowe | r Mana | gement | | 125 | | |
| 0.0 | | _ | | | | | |
| | 6.1 | | | | | | |
| | | 6.1.1 | | ription | | | |
| | 6.2 | | | ption | | | |
| | | 6.2.1 | | tate | | | |
| | | | 6.2.1.1 | Theory of Operation | | | |
| | | 6.2.2 | Sleep Sta | ates | 137 | | |
| | | | 6.2.2.1 | Power Planes | 137 | | |
| | | | 6.2.2.2 | Power Sequence with Wake-up Function | | | |
| | | | | Power Sequence with no Wake-up Function | | | |
| | | | 6.2.2.3 | Power Sequence with no wake-up runction | ±JJ | | |
| | | | | Wake-Up Event | 140 | | |
| | | | | Wake-Up Event | 140 | | |
| 7.0 | SATA | | 6.2.2.4 6.2.2.5 | Wake-Up Event Hardware and Software Operation | 140 141 | | |
| 7.0 | | | 6.2.2.4 6.2.2.5 | Wake-Up Event | 140 141 143 | | |
| 7.0 | 7.1 | Overvi | 6.2.2.4 6.2.2.5 ew | Wake-Up EventHardware and Software Operation | 140 141 143 143 | | |
| 7.0 | | Overvi Registe | 6.2.2.4 6.2.2.5 ewer Address | Wake-Up Event | 140 141 143 143 | | |
| 7.0 | 7.1 | Overvi Registe 7.2.1 | 6.2.2.4 6.2.2.5 ewer Address PCI Conf | Wake-Up Event | 140 141 143 143 143 | | |
| 7.0 | 7.1 | Overvi Registe 7.2.1 7.2.2 | 6.2.2.4 6.2.2.5 ewer Address PCI Conf I/O Regis | Wake-Up Event | 140 141 143 143 143 | | |
| 7.0 | 7.1 | Overvi Registe 7.2.1 | 6.2.2.4 6.2.2.5 ewer Address PCI Conf I/O Regis | Wake-Up Event | 140 141 143 143 143 | | |
| 7.0 | 7.1 | Overvi Registe 7.2.1 7.2.2 7.2.3 | 6.2.2.4 6.2.2.5 ewer Address PCI Conf I/O Regis Memory- | Wake-Up Event | 140 141 143 143 144 144 | | |
| 7.0 | 7.1 7.2 | Overvi Registe 7.2.1 7.2.2 7.2.3 | 6.2.2.4 6.2.2.5 ewer Address PCI Conf I/O Regis Memory- | Wake-Up Event | 140 141 143 143 144 144 | | |
| 7.0 | 7.1 7.2 | Overvi Registe 7.2.1 7.2.2 7.2.3 Registe | ewer Address PCI Conf I/O Regis Memory-ers | Wake-Up Event | 140 143 143 143 144 144 146 | | |
| 7.0 | 7.1 7.2 | Overvi Registe 7.2.1 7.2.2 7.2.3 Registe | 6.2.2.4 6.2.2.5 ewer Address PCI Conf I/O Regis Memory- | Wake-Up Event | 140 143 143 143 144 144 146 146 | | |
| 7.0 | 7.1 7.2 | Overvi Registe 7.2.1 7.2.2 7.2.3 Registe | ewer Address PCI Conf I/O Regis Memory- ers PCI Conf 7.3.1.1 | Wake-Up Event | 140 143 143 143 144 144 146 146 | | |



| | 7.3.1.5 | RID— Revision Identification Register | 148 |
|-------|----------------------|---|------------|
| | 7.3.1.6 | CC— Class Code Register | 149 |
| | 7.3.1.7 | MLT— Master Latency Timer Register | 149 |
| | 7.3.1.8 | HEADTYP— Header Type Register | |
| | 7.3.1.9 | IO_BASE— I/O Base Address Register | 150 |
| | 7.3.1.10 | MEM_BASE— MEM Base Address Register | 150 |
| | 7.3.1.11 | SSVID— Subsystem Vendor ID Register | 150 |
| | 7.3.1.12 | SSID— Subsystem ID Register | |
| | | ROM_BASE— Extended ROM Base Address Register | 151 |
| | 7.3.1.13 | | |
| | 7.3.1.14 | CAP_PTR— Capabilities Pointer Register | |
| | 7.3.1.15 | INT_LN— Interrupt Line Register | |
| | 7.3.1.16 | INT_PN— Interrupt Pin Register | 152 |
| | 7.3.1.17 | MSI_CAPID—MSI Capability ID Register | 152 |
| | 7.3.1.18 | MSI_NPR—MSI Next Item Pointer Register | 152 |
| | 7.3.1.19 | MSI_MCR—MSI Message Control Register | 152 |
| | 7.3.1.20 | MSI_MAR—MSI Message Address Register | 153 |
| | 7.3.1.21 | MSI_MD—MSI Message Data Register | 153 |
| | 7.3.1.22 | PM_CAPID—PCI Power Management Capability ID Register | 154 |
| | 7.3.1.23 | PM_NPR—PM Next Item Pointer Register | |
| | 7.3.1.24 | PM_CAP—Power Management Capabilities Register | 154 |
| | 7.3.1.25 | PWR_CNTL_STS—Power Management Control/Status Register | 155 |
| | | CATA CARID CATA Canability ID Posistor | 155 |
| | 7.3.1.26 | SATA_CAPID—SATA Capability ID Register | 155 |
| | 7.3.1.27 | SATA_NPR—SATA Next Item Pointer Register | 156 |
| | 7.3.1.28 | SATA_MAJREV_MINREV—Major Revision Number and Minor | |
| | | Revision Number of the SATA Capability Pointer Register | 156 |
| | 7.3.1.29 | SATA_BAROFST_BARLOC—SATA BAR Offset and BAR Location | |
| | | Register | 156 |
| 7.3.2 | I/O Regis | sters | 157 |
| | 7.3.2.1 | AHCI Index Register | |
| | 7.3.2.2 | AHCI Index Register | 150 |
| 7 2 2 | | | |
| 7.3.3 | | Mapped I/O Registers (BAR: MEM_BASE) | 158 |
| | 7.3.3.1 | HBA Capabilities Register | 158 |
| | 7.3.3.2 | Global HBA Control Register | 159 |
| | 7.3.3.3 | Interrupt Status Register | 160 |
| | 7.3.3.4 | Ports Implemented Register | 161 |
| | 7.3.3.5 | AHCI Version Register | 161 |
| | 7.3.3.6 | Command Completion Coalescing Control | 161 |
| | 7.3.3.7 | Command Completion Coalescing Ports | 162 |
| | 7.3.3.8 | BIST Activate FIS Register | 163 |
| | 7.3.3.9 | BIST Control Register | |
| | 7.3.3.10 | BIST FIS Count Register | |
| | 7.3.3.10 | BIST Status Register | 166 |
| | 7.3.3.11 | BIST DWORD Error Count Register | 167 |
| | | | |
| | 7.3.3.13 | OOB Register | 16/ |
| | | Timer 1 ms Register | |
| | 7.3.3.15 | Global Parameter 1 Register | |
| | 7.3.3.16 | Global Parameter 2 Register | |
| | 7.3.3.17 | Port Parameter Register | |
| | 7.3.3.18 | Test Register | 171 |
| | 7.3.3.19 | Version Register | 172 |
| | 7.3.3.20 | ID Register | |
| | 7.3.3.21 | Port# Command List Base Address Register (P#CLB) | 173 |
| | 7.3.3.22 | Port# Command List Base Address Upper 32-Bits Register | , 5 |
| | , .5.5.22 | | 172 |
| | 7.3.3.23 | (P#CLBU) | 17/ |
| | | Port # FIC Race Address Upper 22 Pite Register (P#EDL) | エノケ 1フォ |
| | 7.3.3.24 | Port# FIS Base Address Upper 32-Bits Register (P#FBU) | 1/4 |
| | 7.3.3.25 | Port# Interrupt Status Register (P#IS) | 1/4 |
| | 7.3.3.26 | Port# Interrupt Enable Register (P#IE) | |
| | | | |
| | 7.3.3.27 7.3.3.28 | Port# Command Register (P#CMD) Port# Task File Data Register (P#TFD) | 178 |

Intel[®] Platform Controller Hub EG20T Datasheet 6

Downloaded from Arrow.com.



| | | | 7.3.3.29 | Port# Signature Register (P#SIG) | 183 |
|-----|------------|------------|------------|---|------------|
| | | | 7.3.3.30 | Port# Serial ATA Status {SStatus} Register (P#SSTS) | 183 |
| | | | 7.3.3.31 | Port# Serial ATA Control {SControl} Register (P#SCTL) | 184 |
| | | | 7.3.3.32 | Port# Serial ATA Error {SError} Register (P#SERR) | 185 |
| | | | 7.3.3.33 | Port# Serial ATA Active {SActive} Register (P#SACT) | 188 |
| | | | 7.3.3.34 | Port# Command Issue Register (P#CI) | 188 |
| | | | 7.3.3.35 | Port# Serial ATA Notification Register (P#SNTF) | 188 |
| | | | 7.3.3.36 | Port# DMA Control Register (P#DMACR) | 180 |
| | | | 7.3.3.37 | Port# PHY Control Register (P#PHYCR) | 101 |
| | | | 7.3.3.38 | Port# PHY Status Register (P#PHYSR) | 101 |
| | | | | | |
| | | | 7.3.3.39 | Test Register 2 (TESTR2) | 191 |
| | | | 7.3.3.40 | PHY SOFT RESET Register (PSRST) | |
| | 7.4 | Functio | | otion | |
| | | 7.4.1 | Operation | n Details | 192 |
| | | | 7.4.1.1 | Data Transfer | |
| | | | 7.4.1.2 | Power Management | |
| | | | 7.4.1.3 | Port Multiplier Support | 195 |
| | | | 7.4.1.4 | Interrupts | |
| | | | 7.4.1.5 | PHY and Link Control | 106 |
| | | | _ | | |
| | | | 7.4.1.6 | Reset Conditions | |
| | | | 7.4.1.7 | Interface Speed Support | |
| | | | 7.4.1.8 | Staggered Spin-up | 198 |
| | | | 7.4.1.9 | Activity LED | |
| | | | 7.4.1.10 | Asynchronous Notification | 199 |
| | | | 7.4.1.11 | BIST Operation | 199 |
| | | | 7.4.1.12 | | 202 |
| | | 7.4.2 | Programn | ning | |
| | | , <u> </u> | 7.4.2.1 | Software Initialization | 203 |
| | | | 7.4.2.2 | Software Manipulation of Port DMA | 203 |
| | 7 F | O-4: | | | |
| | 7.5 | | | | |
| | 7.6 | Legacy | | | |
| | | 7.6.1 | Legacy M | ode Support | 206 |
| | 7.7 | Addition | | ations | |
| | | 7.7.1 | | ability with SATA Gen1 Device | |
| | | 7.7.2 | | Setting for Outputting BIST Patterns | |
| | | 1.7.2 | Audi ess s | setting for Outputting bist Patterns | 200 |
| 8.0 | USB I | lost Co | ntroller | | 209 |
| | 8.1 | | | | |
| | | | | | |
| | 8.2 | _ | | Map | |
| | | 8.2.1 | | guration Registers | |
| | | 8.2.2 | Memory-I | Mapped I/O Registers (BAR: MEM_BASE) | 211 |
| | | | 8.2.2.1 | EHCI Registers | |
| | | | 8.2.2.2 | OHCI Registers | |
| | 8.3 | Dogisto | | | |
| | 0.5 | | | | |
| | | 8.3.1 | | guration Registers | |
| | | | 8.3.1.1 | VID— Vendor Identification Register | 213 |
| | | | 8.3.1.2 | DID— Device Identification Register | 213 |
| | | | 8.3.1.3 | PCICMD— PCI Command Register | 213 |
| | | | 8.3.1.4 | PCISTS—PCI Status Register | 214 |
| | | | 8.3.1.5 | RID— Revision Identification Register | 215 |
| | | | 8.3.1.6 | CC— Class Code Register | |
| | | | 8.3.1.7 | MLT— Master Latency Timer Register | |
| | | | 8.3.1.8 | HEADTYP— Header Type Register | |
| | | | 8.3.1.9 | SSVID— Subsystem Vendor ID Register | 217 |
| | | | 8.3.1.10 | SSVID— Subsystem Vendor ID Register | 21/ 210 |
| | | | | | |
| | | | 8.3.1.11 | SSID— Subsystem ID Register | 710 |
| | | | 8.3.1.12 | CAP_PTR— Capabilities Pointer Register | |
| | | | 8.3.1.13 | INT_LN— Interrupt Line Register | 718 |



| | | | | INT_PN— Interrupt Pin Register | |
|-------|-------|---------|----------------------|--|-------|
| | | | 8.3.1.15 | MSI_CAPID—MSI Capability ID Register | . 219 |
| | | | 8.3.1.16 | MSI_NPR—MSI Next Item Pointer Register | .219 |
| | | | 8.3.1.17 | MSI_MCR—MSI Message Control Register | . 220 |
| | | | 8.3.1.18 | MSI_MAR—MSI Message Address Register | 220 |
| | | | 8.3.1.19 8.3.1.20 | MSI_MD—MSI Message Data Register PM_CAPID—PCI Power Management Capability ID Register | 220 |
| | | | 8.3.1.21 | PM_PTR—PM Next Item Pointer Register | |
| | | | 8.3.1.22 | PM_CAP—Power Management Capabilities Register | 221 |
| | | | | PWR_CNTL_STS—Power Management Control/Status Register | |
| | | | 8.3.1.24 | SBRN—Serial Bus Release Number Register | |
| | | | | FLADJH— Frame Length Adjustment Register for Host Controller | 223 |
| | | | | FLADJH— Frame Length Adjustment Register for PORT | |
| | | | 8.3.1.27 | USBLEGSUP—USB Legacy Support EHCI Extended Capability | |
| | | | | Register | 225 |
| | | | | USBLEGCTLSTS— USB Legacy Support Control/Status Register | |
| | | 8.3.2 | EHCI Reg | isters (BAR: MEM_BASE) | . 227 |
| | | | 8.3.2.1 | HCCAPBASE - Capability Register | . 227 |
| | | | 8.3.2.2 | HCSPARAMS - Structural Parameter Register | |
| | | | 8.3.2.3 | HCCPARAMS - Capability Parameter Register | 228 |
| | | | 8.3.2.4 | USBCMD - USB Command Register | . 229 |
| | | | 8.3.2.5 | USBSTS - USB Status Register | . 231 |
| | | | 8.3.2.6 | USBINTR - USB Interrupt Enable Register | . 232 |
| | | | 8.3.2.7 | FRINDEX - Frame Index Register | 233 |
| | | | 8.3.2.8 8.3.2.9 | CTRLDSSEGMENT - Control Data Structure Segment Register PERIODICLISTBASE - Periodic Frame List Base Address Register | |
| | | | 8.3.2.10 | ASYNCLISTADDR - Current Asynchronous List Address Register | |
| | | | 8.3.2.11 | CONFIGELAG - Configure Flag Register | |
| | | | 8.3.2.12 | PORTSC_n - Port Status and Control Register | 235 |
| | | | 8.3.2.13 | Debug01 Register (Test Register) | 240 |
| | | | 8.3.2.14 | PHY SOFT RESET Register (PSRST) | 241 |
| | | 8.3.3 | | gisters (BAR: MEM_BASE) | 242 |
| | | | 8.3.3.1 | HcRevision Register | |
| | | | 8.3.3.2 | HcControl Register | 242 |
| | | | 8.3.3.3 | HcCommandStatus Register | 244 |
| | | | 8.3.3.4 | HcInterruptStatus Register | . 245 |
| | | | 8.3.3.5 | HcInterruptEnable Register | 246 |
| | | | 8.3.3.6 | HcInterruptDisable Register | 246 |
| | | | 8.3.3.7 | HcHCCA Register | . 247 |
| | | | 8.3.3.8 | HcPeriodCurrentED Register | |
| | | | 8.3.3.9 | HcControlHeadED Register | 248 |
| | | | 8.3.3.10 8.3.3.11 | HcControlCurrentED Register | 249 |
| | | | 8.3.3.12 | HcBulkCurrentED Register | |
| | | | | HcDoneHead Register | 250 |
| | | | 8 3 3 14 | HcFmInterval Register | 251 |
| | | | | HcFmRemaining Register | |
| | | | | HcFmNumber Register | |
| | | | | HcPeriodicStart Register | |
| | | | | HcLSThreshold Register | |
| | | | 8.3.3.19 | HcRhDescriptorA Register | 253 |
| | | | 8.3.3.20 | HcRhDescriptorB Register | 254 |
| | | | 8.3.3.21 | HcRhStatus Register | . 255 |
| | | | 8.3.3.22 | HcRhPortStatus[1:NDP] Register (NDP=1,2,3) | |
| | 8.4 | Functio | | otion | |
| | | 8.4.1 | Legacy D | evice Support | . 259 |
| | 8.5 | Additio | | ations | |
| | | 8.5.1 | Remote V | Vake-Up by Port 0 and Port 1 | . 260 |
| 9.0 | USB I | Device | | | 261 |
| J . U | | | | *************************************** | |

Intel[®] Platform Controller Hub EG20T Datasheet 8



| | 9.2 | Registe | r Address I | Map | 261 |
|------|------|---------|-------------|---|-----|
| | | 9.2.1 | PCI Confid | guration Registers | 261 |
| | | 9.2.2 | Memory-N | Mapped I/O Registers (BAR: MEM_BASE) | 262 |
| | | | | Command and Status Register Memory Map | |
| | 9.3 | Registe | rs | | 265 |
| | | 9.3.1 | Control ar | nd Status Registers | 265 |
| | | | 9.3.1.1 | PCI Configuration Registers | |
| | | | 9.3.1.2 | Memory-Mapped I/O Registers (BAR: MEM_BASE) | 273 |
| | 9.4 | Functio | nal Descrir | otion | |
| | | 9.4.1 | | Operation | |
| | | 51 112 | 9.4.1.1 | Overview | |
| | | | 9.4.1.2 | DMA Mode | |
| | | | 9.4.1.3 | Slave-Only Mode | |
| | 9.5 | Additio | | ations | |
| | | 9.5.1 | Wake On | Function is Not Supported | 301 |
| | | 9.5.2 | | g/Plug | |
| | | 9.5.3 | | of Endpoint Interrupt Register and Mask Register | |
| | | 9.5.4 | | ce DMA Operation | |
| | | 3.3. | 9.5.4.1 | SETUP Data Memory Structure | |
| | | | 9.5.4.2 | OUT Data Memory Structure | 30 |
| | | | 9.5.4.3 | IN Data Memory Structure | |
| | a: . | | | • | |
| 10.0 | _ | | | | |
| | | | | | |
| | | | | | |
| | 10.3 | | | Map | |
| | | | | guration Registers | |
| | | 10.3.2 | I/O Regist | ters | 312 |
| | | | | Mapped I/O Registers (BAR: MEM_BASE) | |
| | 10.4 | | | | |
| | | 10.4.1 | | guration Registers | |
| | | | 10.4.1.1 | VID— Vendor Identification Register | 315 |
| | | | 10.4.1.2 | DID— Device Identification Register | 315 |
| | | | 10.4.1.3 | PCICMD— PCI Command Register | 315 |
| | | | 10.4.1.4 | PCISTS—PCI Status Register | 317 |
| | | | | CC— Class Code Register | |
| | | | 10.4.1.0 | MLT— Master Latency Timer Register | 318 |
| | | | 10.4.1.8 | HEADTYP— Header Type Register | 318 |
| | | | 10.4.1.9 | IO_BASE— IO Base Address Register | 318 |
| | | | 10.4.1.10 | MEM_BASE— MEM Base Address Register | 319 |
| | | | 10.4.1.11 | SSVID— Subsystem Vendor ID Register | 319 |
| | | | | SSID— Subsystem ID Register | |
| | | | | CAP_PTR— Capabilities Pointer Register | |
| | | | 10.4.1.14 | INT_LN— Interrupt Line Register | 320 |
| | | | | INT_PN— Interrupt Pin Register | |
| | | | 10.4.1.16 | MSI_CAPID—MSI Capability ID Register | 320 |
| | | | | MSI_NPR—MSI Next Item Pointer Register | |
| | | | 10.4.1.18 | MSI_MCR—MSI Message Control Register | 321 |
| | | | 10.4.1.19 | MSI_MD—MSI Message Data Register | 327 |
| | | | 10.7.1.20 | PM_CAPID—PCI Power Management Capability ID Register | 322 |
| | | | | PM_NPR—PM Next Item Pointer Register | |
| | | | 10.4.1.23 | PM_CAP—Power Management Capabilities Register | 323 |
| | | | | PWR_CNTL_STS—Power Management Control/Status Register | |
| | | 10.4.2 | | I/O Registers | |
| | | | | Ether MAC Index Pagister | 32/ |



| | | 10.4.2.2 Ether MAC Index Data Register | 324 |
|------|---------|---|-------|
| | 10 4 3 | Memory-Mapped I/O Registers (BAR: MEM_BASE) | 325 |
| | 10.1.5 | 10.4.3.1 Interrupt Status | |
| | | 10.4.3.2 Interrupt Status Hold | |
| | | 10.4.3.3 Interrupt Enable | |
| | | 10.4.3.4 PHY Interrupt Control Register | 329 |
| | | 10.4.3.5 Mode | . 329 |
| | | 10.4.3.6 Reset | . 330 |
| | | 10.4.3.7 TCP/IP Accelerator Control | |
| | | 10.4.3.8 External List | |
| | | 10.4.3.9 MAC RX Enable | |
| | | 10.4.3.10 RX Flow Control | |
| | | 10.4.3.11 Pause Packet Request | |
| | | 10.4.3.12 RX Mode | |
| | | 10.4.3.14 RX FIFO Status | |
| | | 10.4.3.15 TX FIFO Status | |
| | | 10.3.2.16 Test0 | |
| | | 10.3.2.17 Test1 | |
| | | 10.3.2.18 Pause Packet1 | |
| | | 10.3.2.19 Pause Packet2 | |
| | | 10.3.2.20 Pause Packet3 | |
| | | 10.3.2.21 Pause Packet4 | |
| | | 10.3.2.22 Pause Packet5 | |
| | | 10.3.2.23 MAC Address | |
| | | 10.3.2.24 Address Mask | |
| | | 10.3.2.25 MIM | .340 |
| | | 10.3.2.26 MAC Address1 Load | |
| | | 10.3.2.27 RGMII Status | |
| | | 10.3.2.28 RGMII Control | |
| | | 10.3.2.30 RX Descriptor Base Address | |
| | | 10.3.2.31 RX Descriptor Size | |
| | | 10.3.2.32 RX Descriptor Hard Pointer | |
| | | 10.3.2.33 RX Descriptor Hard Pointer Hold | 344 |
| | | 10.3.2.34 RX Descriptor Soft Pointer | 344 |
| | | 10.3.2.35 TX Descriptor Base Address | 344 |
| | | 10.3.2.36 TX Descriptor Size | |
| | | 10.3.2.37 TX Descriptor Hard Pointer | 345 |
| | | 10.3.2.38 TX Descriptor Hard Pointer Hold | . 345 |
| | | 10.3.2.39 TX Descriptor Soft Pointer | |
| | | 10.3.2.40 Wake-on LAN Status | |
| | | 10.3.2.41 Wake-on LAN Control | |
| | | 10.3.2.42 Wake-on LAN Address Mask | |
| 10.4 | | | |
| 10.4 | | nal Description | |
| | | Descriptor | |
| | | Frame Buffer | |
| | | Receive Procedure | |
| | | Transmission Procedure | |
| | | Booting Procedure | |
| | | DMA Termination/Restart Procedure | |
| | | Reset Operation | |
| | | Transmission Clock Control | |
| | | MAC Address Filtering | |
| | | Wake-on LAN | |
| | | Ethernet Frame Length | |
| | 10.4.12 | TCP/IP Accelerator | .364 |



| | | 10.4.12.1 Ethernet Format | |
|------|-------------|---|----------------|
| | | 10.4.12.2 PPPoE | 364 |
| | | 10.4.12.3 IPv4 | |
| | | 10.4.12.4 IPv6 | |
| | | 10.4.13 Indirect Access to Memory-Mapped I/O Registers via I/O Space | 367 |
| | 10.5 | Additional Clarification 3 | |
| | 10.5 | 10.5.1 Compatibility with Intel® Ethernet Products | 367 |
| | | · | |
| 11.0 | SDIO | | 369 |
| | 11.1 | Overview | 369 |
| | | Features | |
| | | Register Address Map | |
| | 11.5 | | |
| | | 11.3.1 PCI Configuration Registers | 369 |
| | | 11.3.2 Memory-Mapped I/O Registers (BAR: MEM_BASE) | |
| | 11.4 | Registers | |
| | | 11.4.1 PCI Configuration Registers | |
| | | 11.4.1.1 VID— Vendor Identification Register 3 | 371 |
| | | 11.4.1.2 DID— Device Identification Register | 372 |
| | | 11.4.1.3 PCICMD— PCI Command Register | 372 |
| | | 11.4.1.4 PCISTS—PCI Status Register | 373 |
| | | 11.4.1.5 RID— Revision Identification Register | 374 |
| | | 11.4.1.6 CC— Class Code Register | |
| | | 11.4.1.7 MLT— Master Latency Timer Register | 374 |
| | | 11.4.1.8 HEADTYP— Header Type Register | 375 |
| | | 11.4.1.9 MEM_BASE— MEM Base Address Register | 375 |
| | | 11.4.1.10 SSVID— Subsystem Vendor ID Register | |
| | | 11.4.1.11 SSID— Subsystem ID Register | 376 |
| | | 11.4.1.12 CAP_PTR— Capabilities Pointer Register | |
| | | 11.4.1.13 INT_LN— Interrupt Line Register | |
| | | 11.4.1.14 INT_PN— Interrupt Pin Register | 376 |
| | | 11.4.1.15 SLOTINF— Slot Information Register | 377 |
| | | 11.4.1.16 MSI_CAPID—MSI Capability ID Register | 377 |
| | | 11.4.1.17 MSI_NPR—MSI Next Item Pointer Register | 377 |
| | | 11.4.1.18 MSI_MCR—MSI Message Control Register | 378 |
| | | 11.4.1.19 MSI_MAR—MSI Message Address Register | 378 |
| | | 11.4.1.20 MSI_MD—MSI Message Data Register | 378 |
| | | 11.4.1.21 PM_CAPID—PCI Power Management Capability ID Register | 379 |
| | | 11.4.1.22 PM_NPR—PM Next Item Pointer Register | |
| | | 11.4.1.23 PM_CAP—Power Management Capabilities Register | 379 |
| | | 11.4.1.24 PWR_CNTL_STS—Power Management Control/Status Register 3 | 3,7,5 3,8,0 |
| | | 11.4.2 Memory-Mapped I/O Registers (BAR: MEM_BASE) | |
| | | | |
| | | 11.4.2.1 DMA System Address | 201 |
| | | 11.4.2.2 Block Count, Block Size | |
| | | 11.4.2.3 Argument1, 0 | 30Z |
| | | 11.4.2.4 Command Transfer Mode | |
| | | 11.4.2.5 Response1, 0 | |
| | | 11.4.2.6 Response3, 2 | |
| | | 11.4.2.7 Response5, 4 | |
| | | 11.4.2.8 Response7, 6 | |
| | | 11.4.2.9 Buffer Data Port | |
| | | 11.4.2.10 Present State1, 0 | 387 |
| | | 11.4.2.11 Wakeup Control, Block Gap Control, Power Control, Host Control. 3 | |
| | | 11.4.2.12 Software Reset, Timeout Control, Clock Control | |
| | | 11.4.2.13 Error Interrupt Status, Normal Interrupt Status | 394 |
| | | 11.4.2.14 Error Interrupt Status Enable, Normal Interrupt Status Enable 3 | |
| | | 11.4.2.15 Error Interrupt Signal Enable, Normal Interrupt Signal Enable 3 | 398 |
| | | 11.4.2.16 Auto CMD12 Error Status | |
| | | 11.4.2.17 Capabilities | |
| | | 11.4.2.18 Maximum Current Capabilities | 4()ク |



| | | 11.4.2.19 Force Event for Error Status | 403 |
|------|------|--|---|
| | | 11.4.2.20 ADMA Error Status | 405 |
| | | 11.4.2.21 ADMA System Address | |
| | | 11.4.2.22 Host Controller Version | 406 |
| | | 11.4.2.23 Bus I/F Control0 (For Debug) | 407 |
| | | 11.4.2.24 Bus I/F Control1 (For Debug) | |
| | | 11.4.2.25 TEST Register (For Debug) | 408 400 |
| | 11 5 | Functional Description | |
| | 11.5 | | |
| | | 11.5.1 Card Detection Operation | |
| | | 11.5.2 SD Clock Control | |
| | | 11.5.4 SD Clock Frequency Change | |
| | | | |
| | | 11.5.5 Power Control of SD Bus | |
| | | 11.5.6 Change of SD Bus Width | |
| | | 11.5.7 DAT Line Time-out Setup | |
| | | | |
| | | 11.5.9 Transmission Methods and Setup | |
| | | 11.5.10 Sequence of Transmission (PIO) Which Does Not Use DMA | |
| | | 11.5.11 Sequence of Transmission Which Uses DMA (SDMA) | 411 |
| | | 11.5.12 Sequence Function Ver2.0 (the Draft Version) of Transmission Which Uses DMA (ADMA) | 111 |
| | | 11.5.13 Abort Operation (Asynchronous) | |
| | | 11.5.14 Abort Operation (Asynchronous) | |
| | | 11.5.15 High Speed Mode Setup | |
| | | 11.5.16 Error Recovery Operation | |
| | | 11.5.10 Error Interruption Recovery Sequence | |
| | | 11.5.17 Error Interruption Recovery Sequence | |
| | | 11.5.19 Wakeup Control Sequence | |
| | | 11.5.20 Suspend/Resume Operation | |
| | | | |
| 12.0 | | | |
| | | Overview | |
| | 12.2 | Register Address Map | |
| | | 12.2.1 PCI Configuration Registers | 419 |
| | | 12.2.2 Memory-Mapped I/O Registers (BAR: MEM_BASE) | |
| | 12.3 | Registers | |
| | | 12.3.1 PCI Configuration Registers | |
| | | 12.3.1.1 VID— Vendor Identification Register | |
| | | 12.3.1.2 DID— Device Identification Register | 421 |
| | | 12.3.1.3 PCICMD— PCI Command Register | |
| | | 12.3.1.4 PCISTS—PCI Status Register | |
| | | 12.3.1.5 RID— Revision Identification Register | |
| | | 12.3.1.7 MLT— Master Latency Timer Register | 423 474 |
| | | 12.3.1.8 HEADTYP— Header Type Register | |
| | | 12.3.1.9 MEM_BASE— MEM Base Address Register | 424 |
| | | 12.3.1.10 SSVID— Subsystem Vendor ID Register | 425 |
| | | | |
| | | 12.3.1.11 SSID— Subsystem ID Register | 425 |
| | | 12.3.1.11 SSID— Subsystem ID Register | 425 425 |
| | | 12.3.1.11 SSID— Subsystem ID Register | 425 425 425 |
| | | 12.3.1.11 SSID— Subsystem ID Register | 425 425 425 426 |
| | | 12.3.1.11 SSID— Subsystem ID Register | 425 425 425 426 426 |
| | | 12.3.1.11 SSID— Subsystem ID Register | 425 425 425 426 426 426 |
| | | 12.3.1.11 SSID— Subsystem ID Register | 425 425 425 426 426 426 427 |
| | | 12.3.1.11 SSID— Subsystem ID Register | 425 425 426 426 426 427 427 |



| | | 12.3.1.21 PM_NPR—PM Next Item Pointer Register | |
|------|------|---|-----|
| | | 12.3.1.22 PM_CAP—Power Management Capabilities Register | 429 |
| | | 12.3.1.23 PWR_CNTL_STS—Power Management Control/Status Register | 429 |
| | | 12.3.2 Memory-Mapped I/O Registers (BAR: MEM_BASE) | 430 |
| | | 12.3.2.1 Control Register 0 (Enable/Mode/Direction Set) | 430 |
| | | 12.3.2.2 Control Register 1 (Priority Set) | 432 |
| | | 12.3.2.3 Control Register 2 (Interrupt Set) | 43: |
| | | 12.3.2.4 Status Register 0 | |
| | | 12.3.2.5 Status Register 1 | 433 |
| | | 12.3.2.0 DMAIN INSIDE Address Register (III=0, 1, 2, 3, 4, 3, 0, 7) | 430 |
| | | 12.3.2.7 DMAm Outside Address Register (m=0, 1, 2, 3, 4, 5, 6, 7) | 437 |
| | 12.4 | Functional Description | |
| | 12.4 | 12.4.1 Basic DMA Operation Model | 435 |
| | | 12.4.1 Dasic DMA Operation Model | 435 |
| | | 12.4.2 DMA Control Register | |
| | | 12.4.3 DMA Source/Destination Address | |
| | | 12.4.4 DMA Transfer from "PCI Function" to Memory Space (or MMIO Space) | |
| | | 12.4.5 DMA Transfer from Memory Space (or MMIO space) to "PCI Function" | 440 |
| 13.0 | CAN | Controller | 441 |
| | | Overview | |
| | | Features | |
| | 13.3 | Register Address Map | |
| | 13.3 | 13.3.1 PCI Configuration Registers | |
| | | | |
| | | 13.3.2 Memory-Mapped I/O Registers (BAR: MEM_BASE) | |
| | 40.4 | 13.3.3 Hardware Reset | |
| | 13.4 | Registers | |
| | | 13.4.1 PCI Configuration Registers | |
| | | 13.4.1.1 VID— Vendor Identification Register | 444 |
| | | 13.4.1.2 DID— Device Identification Register | 444 |
| | | 13.4.1.3 PCICMD— PCI Command Register | |
| | | 13.4.1.4 PCISTS—PCI Status Register | 445 |
| | | 13.4.1.6 CC— Class Code Register | 440 |
| | | 13.4.1.7 MLT— Master Latency Timer Register | 447 |
| | | 13.4.1.8 HEADTYP— Header Type Register | 447 |
| | | 13.4.1.9 MEM_BASE— MEM Base Address Register | |
| | | 13.4.1.10 SSVID— Subsystem Vendor ID Register | |
| | | 13.4.1.11 SSID— Subsystem ID Register | 448 |
| | | 13.4.1.12 CAP_PTR— Capabilities Pointer Register | 449 |
| | | 13.4.1.13 INT_LN— Interrupt Line Register | 449 |
| | | 13.4.1.14 INT_PN— Interrupt Pin Register | 449 |
| | | 13.4.1.15 MSI_CAPID—MSI Capability ID Register | 449 |
| | | 13.4.1.16 MSI_NPR—MSI Next Item Pointer Register | 450 |
| | | 13.4.1.17 MSI_MCR—MSI Message Control Register | 450 |
| | | 13.4.1.18 MSI_MAR—MSI Message Address Register | |
| | | 13.4.1.19 MSI_MD—MSI Message Data Register | 451 |
| | | 13.4.1.20 PM_CAPID—PCI Power Management Capability ID Register | |
| | | 13.4.1.21 PM_NPR—PM Next Item Pointer Register | |
| | | 13.4.1.22 PM_CAP—Power Management Capabilities Register | |
| | | 13.4.1.23 PWR_CNTL_STS—Power Management Control/Status Register | |
| | | 13.4.2 Memory-Mapped Registers (Control Registers, BAR: MEM_BASE) | |
| | | 13.4.2.1 CAN Control Register (CANCONT) | 453 |
| | | 13.4.2.2 CAN Status Register (CANSTAT) | 454 |
| | | 13.4.2.3 CAN Error Counter Register (CANERRC) | |
| | | 13.4.2.4 CAN Extended Function Register (CANOPT) | 457 |
| | | 13.4.7.3 CAN DRE EXTENDED REDISTER (CANDRED) | 47 |



| | 13.4.3 | Memory-N | Mapped Registers (Message Interface Register Sets, BAR: | |
|-----------|---------|---|---|-------|
| | | MEM_BAS | E) | . 458 |
| | | 13.4.3.1 | IFm Command Request Register (IFmCREQ: m = 1, 2) | .459 |
| | | 13.4.3.2 | IFm Command Mask Register (IFmCMASK: m = 1, 2) | .460 |
| | | 13.4.3.3 | IFm Message Buffer Registers | . 461 |
| | | 13.4.3.4 | Message Objects in Message RAM | .465 |
| | 13.4.4 | Memory-N | Mapped Registers (Message Handler Registers, BAR: MEM_BASE) | . 469 |
| | | | CAN Interrupt Register (CANINT) | |
| | | 13442 | CAN Transmission Request 1 Register and CAN Transmission | |
| | | 101 | Request 2 Register (CANTREQ1, CANTREQ2) | . 470 |
| | | 13.4.4.3 | CAN New Data 1 Register and CAN New Data 2 Register | , . |
| | | | (CANNDATA1, CANNDATA2) | . 470 |
| | | 13.4.4.4 | CAN Interrupt Pending 1 Register and CAN Interrupt Pending 2 | |
| | | | Register (CANIPEND1, CANIPEND2) | . 472 |
| | | 13.4.4.5 | CAN Message Valid 1 Register and CAN Message Valid 2 Register | |
| | | | (CANMVAL1, CANMVAL2) | . 473 |
| | | 13.4.4.6 | SOFT RESET Register (SRST) | .473 |
| 13.5 | Functio | | otion | |
| | | | ı Mode | |
| | 13.3.1 | | Software Initialization | |
| | | | CAN Message Transfer | |
| | | 13.5.1.2 | DAR (Disabled Automatic Retransmission) | 476 |
| | 1352 | | pes | |
| | 13.3.2 | | Data Frame | |
| | | | Remote Frame | |
| | | | Error Frame | |
| | | | Overload Frame | |
| | 12 5 2 | | Object Management | |
| | 13.3.3 | Massage | Uppell Management | 470 |
| | 13.5.4 | | Handler State Machine | |
| | | | Data Transfer from/to Message RAM | |
| | | 13.5.4.2 | Message Transmission | .401 |
| | | 13.3.4.3 | Transmit/Receive Priority | 402 |
| | 12 5 5 | | | |
| | | | tion of a Transmit Object | |
| | 13.5.6 | | a Transmit Object | |
| | 13.5.7 | | tion of a Receive Object | |
| | 13.5.8 | Handling | of Received Messages | . 486 |
| | 13.5.9 | Configura | tion of a FIFO Buffer | .488 |
| | | 13.5.9.1 | Reception of Message with FIFO Buffers | . 488 |
| | | | Reading from a FIFO Buffer | |
| | | | of Interrupts | |
| | 13.5.13 | | tion of the Bit Timing | |
| | | 13.5.11.1 | Bit Time and Bit Rate | . 491 |
| | | 13.5.11.2 | Propagation Time Segment | . 492 |
| | | 13.5.11.3 | Phase Buffer Segments and Synchronization | . 493 |
| | | 13.5.11.4 | Oscillator Tolerance Range | . 496 |
| | | | Configuring the CAN Protocol Controller | |
| | | | Calculating the Bit Timing Parameters | |
| | 13.5.12 | 2 Extended | Function Mode | . 499 |
| | | | CAN Bus Analysis Mode | |
| | | | Silent Mode | |
| | | 13.5.12.3 | Loop Back Mode | .499 |
| | | 13.5.12.4 | Loop Back Combined with Silent Mode | .500 |
| | | 13.5.12.5 | Basic Mode | . 501 |
| | | 13.5.12.6 | Software Control for TX Pin | . 501 |
| 14 N TEFE | 1589 | | | 502 |
| 14.0 ICCC | T200 | • | | . 503 |

Downloaded from Arrow.com.



| 14.2 | Features 5 | |
|------|--|----|
| 14.3 | Block Diagram | 03 |
| 14.4 | Register Address Map 5 | 04 |
| | 14.4.1 PCI Configuration Registers | |
| | 14.4.2 Memory-Mapped I/O Registers (BAR: MEM_BASE) | 05 |
| | | |
| | 14.4.2.1 Register Summary Table | |
| 14.5 | Registers5 | |
| | 14.5.1 PCI Configuration Registers 5 | |
| | 14.5.1.1 VID— Vendor Identification Register5 | |
| | 14.5.1.2 DID— Device Identification Register | |
| | 14.5.1.3 PCICMD— PCI Command Register | 07 |
| | 14.5.1.4 PCISTS—PCI Status Register 5 | 08 |
| | 14.5.1.5 RID— Revision Identification Register 5 | 09 |
| | 14.5.1.6 CC— Class Code Register | |
| | 14.5.1.7 MLT— Master Latency Timer Register 5 | 10 |
| | 14.5.1.8 HEADTYP— Header Type Register 5 | 10 |
| | 14.5.1.9 MEM_BASE— MEM Base Address Register 5 | 10 |
| | 14.5.1.10 SSVID— Subsystem Vendor ID Register 5 | |
| | 14.5.1.11 SSID— Subsystem ID Register 5 | 11 |
| | 14.5.1.12 CAP_PTR— Capabilities Pointer Register 5 | 11 |
| | 14.5.1.13 INT_LN— Interrupt Line Register 5 | 11 |
| | 14.5.1.14 INT_PN— Interrupt Pin Register 5 | 12 |
| | 14.5.1.15 MSI_CAPID—MSI Capability ID Register | 12 |
| | 14.5.1.16 MSI_NPR—MSI Next Item Pointer Register | 12 |
| | 14.5.1.10 MSI_NFK=MSI Next Itelii Fullitei Registei | 12 |
| | 14.5.1.17 MSI_MCR—MSI Message Control Register | 12 |
| | 14.5.1.18 MSI_MAR—MSI Message Address Register | 13 |
| | 14.5.1.19 MSI_MD—MSI Message Data Register | 14 |
| | 14.5.1.20 PM_CAPID—PCI Power Management Capability ID Register 5 | 14 |
| | 14.5.1.21 PM_NPR—PM Next Item Pointer Register | |
| | 14.5.1.22 PM_CAP—Power Management Capabilities Register 5 | |
| | 14.5.1.23 PWR_CNTL_STS—Power Management Control/Status Register 5 | |
| | 14.5.2 Memory-Mapped I/O Registers (BAR: MEM_BASE) 5 | |
| | 14.5.2.1 Time Sync Control Register 5 | 16 |
| | 14.5.2.2 Time Sync Event Register 5 | 17 |
| | 14.5.2.3 Addend Register 5 | 18 |
| | 14.5.2.4 Accumulator Register 5 | 18 |
| | 14.5.2.5 PPS Compare Register 5 | |
| | 14.5.2.6 RawSystemTime_Low Register 5 | 19 |
| | 14.5.2.7 RawSystemTime_High Register 5 | |
| | 14.5.2.8 SystemTime_Low Register 5. | 20 |
| | 14.5.2.9 SystemTime_High Register 5 | 20 |
| | 14.5.2.10 TargetTime_Low Register | 20 |
| | 14.5.2.11 TargetTime_High Register | |
| | 14.5.2.12 Auxiliary Slave Mode Snapshot Low Register -ASMS_Low 5 | 21 |
| | 14.5.2.13 Auxiliary Slave Mode Snapshot High Register -ASMS High 5. | |
| | 14.5.2.14 Auxiliary Master Mode Snapshot Low Register - AMMS_Low 5 | |
| | 14.5.2.15 Auxiliary Master Mode Snapshot High Register - AMMS_High 5 | 22 |
| | 14.5.2.16 TS_Channel_Control Register (Per Channel) | |
| | 14.5.2.17 TS_Channel_Event Register (Per Channel) | 23 |
| | 14.5.2.18 XMIT_Snapshot_Low Register (Per Channel) | |
| | 14.5.2.19 XMIT_Snapshot_High Register (Per Channel) | 25 |
| | 14.5.2.20 RECV_Snapshot Low Register (Per Channel) | 25 |
| | 14.5.2.21 RECV_Snapshot High Register (Per Channel) | 26 |
| | 14.5.2.22 SourceUUIDO_Low Register (Per Channel) | |
| | 14.5.2.23 SequenceID/SourceUUID_High Register (Per Channel) | |
| | 14.5.2.24 Time Sync CAN Channel Event Register | |
| | 14.5.2.25 CAN Transmit Snapshot Low Register | |
| | 14.5.2.2.3 CAN Transmit Spanshot High Pogistor | 2/ |
| | 14.5.2.26 CAN Transmit Snapshot High Register | |
| | 14.J.Z.Z/ EUIEFFIEL CAN SEIECL REGISTEF | 20 |



| | | 14.5.2.28 Station Address 1 Register | 529 |
|------|--------------------|---|-----|
| | | 14.5.2.29 Station Address 2 Register | 529 |
| | | 14.5.2.30 Station Address 3 Register | 529 |
| | | 14.5.2.31 Station Address 4 Register | 530 |
| | | 14.5.2.32 Station Address 5 Register | 530 |
| | | 14.5.2.33 Station Address 6 Register | 530 |
| | | 14.5.2.34 System Time Low Maximum Set Enable Register | 531 |
| | | 14.5.2.35 System Time Low Maximum Set Register | 531 |
| | | 14.5.2.36 SOFT RESET Register (SRST) | |
| | 14.6 | Functional Description | |
| | 17.0 | | |
| | | 14.6.1 Theory of Operation (Ethernet Interfaces) | |
| | | 14.6.1.1 Priority Message Support | 533 |
| | | 14.6.1.2 PTP Message Formats | 534 |
| | | 14.6.1.3 Sync Message | 536 |
| | | 14.6.1.4 Follow_Up Message | |
| | | 14.6.1.5 Delay_Req Message | 536 |
| | | 14.6.1.6 Delay_Resp Message | 537 |
| | | 14.6.1.7 IPv6 Compatibility | 537 |
| | | 14.6.1.8 Traffic Analyzer Support | |
| | | 14.6.1.9 MII Clocking Methods | 537 |
| | | 14.6.1.10 System Time Clock Rate Set by Addend Register | 538 |
| | | 14.6.1.11 MII Message Detection | |
| | | 14.6.2 IEEE1588 Over CAN | |
| | | | |
| | | 14.6.3 Theory of Operation (Auxiliary Snapshots) | |
| | | 14.6.3.1 Master Mode Programming Considerations | |
| | | 14.6.3.2 Slave Mode Programming Considerations | 543 |
| 15.0 | T ² C T | nterface | 545 |
| 13.0 | | | |
| | | Overview | |
| | | Features | |
| | 15.3 | Register Address Map | 545 |
| | | 15.3.1 PCI Configuration Registers | 545 |
| | | 15.3.2 Memory-Mapped I/O Registers (BAR: MEM_BASE) | |
| | 15.4 | Registers | |
| | 13.7 | 15.4.1 PCI Configuration Registers | |
| | | | |
| | | 15.4.1.1 VID— Vendor Identification Register | 54/ |
| | | 15.4.1.2 DID— Device Identification Register | 547 |
| | | 15.4.1.3 PCICMD— PCI Command Register | 547 |
| | | 15.4.1.4 PCISTS—PCI Status Register | 548 |
| | | 15.4.1.5 RID— Revision Identification Register | |
| | | 15.4.1.6 CC— Class Code Register | 549 |
| | | 15.4.1.7 MLT— Master Latency Timer Register | 550 |
| | | 15.4.1.8 HEADTYP— Header Type Register | 550 |
| | | 15.4.1.9 MEM_BASE— MEM Base Address Register | |
| | | 15.4.1.10 SSVID— Subsystem Vendor ID Register | 551 |
| | | 15.4.1.11 SSID— Subsystem ID Register | |
| | | 15.4.1.12 CAP_PTR— Capabilities Pointer Register | 551 |
| | | 15.4.1.13 INT_LN— Interrupt Line Register | 551 |
| | | 15.4.1.14 INT_PN— Interrupt Pin Register | 552 |
| | | 15.4.1.15 MSI_CAPID—MSI Capability ID Register | 552 |
| | | | |
| | | 15.4.1.16 MSI_NPR—MSI Next Item Pointer Register | |
| | | 15.4.1.17 MSI_MCR—MSI Message Control Register | 227 |
| | | 15.4.1.18 MSI_MAR—MSI Message Address Register | 553 |
| | | 15.4.1.19 MSI_MD—MSI Message Data Register | 553 |
| | | 15.4.1.20 PM_CAPID—PCI Power Management Capability ID Register | |
| | | 15.4.1.21 PM_NPR—PM Next Item Pointer Register | |
| | | 15.4.1.22 PM_CAP—Power Management Capabilities Register | |
| | | 15.4.1.23 PWR_CNTL_STS—Power Management Control/Status Register | |
| | | 15.4.2 Memory-Mapped I/O Registers (BAR: MEM_BASE) | 555 |
| | | | |

Intel[®] Platform Controller Hub EG20T Datasheet 16

Downloaded from Arrow.com.



| | | | Slave Address Register (I2CSADR) | |
|------|--------|--|--|---|
| | | 15.4.2.2 | I ² C Control Register (I2CCTL) | 556 |
| | | 15.4.2.3 | I ² C Status Register (Ì2CSR) | 558 |
| | | 15.4.2.4 | I ² C Data Register (I2CDR) | 560 |
| | | 15.4.2.5 | I ² C Bus Monitor Register (I2CMON) | 560 |
| | | 15 4 2 6 | I ² C Bus Monitor Register (I2CMON) | 561 |
| | | 15.4.2.7 | I ² C Mode Register (I2CMOD) | 561 |
| | | 15.4.2.7 | I ² C Buffer Mode Slave Address Register (I2CBUFSLV) | 562 |
| | | | | |
| | | 15.4.2.9 | I ² C Buffer Mode Subaddress Register (I2CBUFSUB) | 202 |
| | | | I ² C Buffer Mode Format Register (I2CBUFFOR) | |
| | | 15.4.2.11 | I ² C Buffer Mode Control Register (I2CBUFCTL) | 565 |
| | | 15.4.2.12 | I ² C Buffer Mode Interrupt Mask Register (I2CBUFMSK) | 565 |
| | | 15.4.2.13 | I ² C Buffer Mode Status Register (I2CBUFSTA) | 566 |
| | | 15.4.2.14 | I ² C Buffer Mode Level Register (I2CBUFLEV) | 568 |
| | | 15.4.2.15 | EEPROM Software Reset Mode Format Register (I2CESRFOR) | 568 |
| | | 15.4.2.16 | EEPROM Software Reset Mode Control Register (I2CESRCTL) | 569 |
| | | | EEPROM Software Reset Mode Interrupt Mask Register | |
| | | | (I2CESRMSK) | 570 |
| | | 15.4.2.18 | EEPROM Software Reset Mode Status Register (I2CESRSTA) | 571 |
| | | 15 4 2 19 | I ² C Timer Register (I2CTMR) | 571 |
| | | 15 / 2 20 | I ² C Input Noise Filter Setting Register (I2CNF) | 572 |
| | | 15 / 2 21 | SOFT RESET Register (SRST) | 572 |
| 455 | E | | | |
| 15.5 | | | otion | |
| | 15.5.1 | | e of Operation | |
| | | 15.5.1.1 | Flow of Initial Setting | 575 |
| | | 15.5.1.2 | Flow of Slave Reception | 578 |
| | | 15.5.1.3 | Flow of Slave Transmission | 579 |
| | | 15.5.1.4 | Flow of Master Transmission | 580 |
| | | 15 5 1 5 | Flow of Master Reception | 581 |
| | | 1.)).) | | |
| | | 15.5.1.6 | Flow of Compound Mode (Receiving by Master after Transmitting | |
| | | 15.5.1.6 | Flow of Compound Mode (Receiving by Master after Transmitting | |
| | | 15.5.1.6 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 |
| | | 15.5.1.6 15.5.1.7 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 9 |
| | | 15.5.1.6 15.5.1.7 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 9 584 |
| | | 15.5.1.6 15.5.1.7 15.5.1.8 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 9 584 586 |
| | | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 9 584 586 587 |
| | | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 |
| | | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 |
| | | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 589 590 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 589 590 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 589 590 590 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 589 590 590 591 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 589 590 590 591 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 9 584 586 589 589 590 590 591 591 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 9 584 586 589 589 590 590 591 591 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 590 590 591 591 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 590 590 591 591 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 590 590 591 591 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 590 590 591 591 591 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 15.5.2.6 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 9 584 586 587 589 590 590 591 591 591 591 592 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 15.5.2.6 15.5.2.7 15.5.2.7 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 9 584 586 587 589 590 590 591 591 591 591 592 592 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 15.5.2.6 15.5.2.7 15.5.2.8 15.5.2.9 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 9 584 586 587 589 590 590 591 591 591 591 592 592 592 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 15.5.2.6 15.5.2.7 15.5.2.8 15.5.2.9 15.5.2.10 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 590 590 591 591 591 591 592 592 592 592 593 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 15.5.2.6 15.5.2.7 15.5.2.8 15.5.2.9 15.5.2.10 15.5.2.10 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 590 590 591 591 591 591 592 592 592 592 593 593 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 15.5.2.6 15.5.2.7 15.5.2.8 15.5.2.9 15.5.2.10 15.5.2.11 15.5.2.12 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 590 590 591 591 591 591 592 592 592 593 593 594 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 15.5.2.6 15.5.2.7 15.5.2.8 15.5.2.9 15.5.2.10 15.5.2.11 15.5.2.12 15.5.2.12 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 590 590 591 591 591 591 592 592 592 593 593 594 594 |
| | 15.5.2 | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 15.5.2.6 15.5.2.7 15.5.2.8 15.5.2.9 15.5.2.10 15.5.2.11 15.5.2.11 15.5.2.13 15.5.2.14 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 590 590 591 591 591 591 592 592 592 593 593 594 595 |
| | | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 15.5.2.6 15.5.2.7 15.5.2.8 15.5.2.9 15.5.2.10 15.5.2.11 15.5.2.11 15.5.2.11 15.5.2.12 15.5.2.13 15.5.2.14 15.5.2.15 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 590 590 591 591 591 591 592 592 592 593 593 594 595 595 |
| | | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 15.5.2.6 15.5.2.7 15.5.2.8 15.5.2.9 15.5.2.10 15.5.2.11 15.5.2.11 15.5.2.12 15.5.2.13 15.5.2.14 15.5.2.15 Timing Diagrams of the control of the con | Flow of Compound Mode (Receiving by Master after Transmitting from Master) Flow of Compound Mode (Transmitting from Master after Receiving by Master) Flow for Arbitration Lost and NACK Received Flow for When Buffer Mode Used Flow for When EEPROM Software Reset Mode Used Flow for Switching Modes Returning from Arbitration Lost in Each Mode Waveform Transmitted by Master Waveform Received by Master Waveform Received by Slave Waveform of Compound Format (Master Transmission + Master Reception) Waveform of Compound Format (Master Reception + Master Transmission) Waveform for When Buffer Mode Used 1 Waveform for When Buffer Mode Used 2 Waveform for When Buffer Mode Used 3 Waveform for When Buffer Mode Used 4 Waveform for When Buffer Mode Used 4 Waveform for When Buffer Mode Used 5 Waveform for When Buffer Mode Used 6 Waveform for When Buffer Mode Used 7 Waveform for When Buffer Mode Used 8 Waveform of Clock Synchronization agrams of Setup and Clear in I2CCSR | 582 584 586 587 589 590 590 591 591 591 591 592 592 592 593 593 594 595 595 |
| | | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 15.5.2.6 15.5.2.7 15.5.2.8 15.5.2.9 15.5.2.10 15.5.2.11 15.5.2.11 15.5.2.12 15.5.2.13 15.5.2.14 15.5.2.15 Timing Diagrams of the control of the con | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | 582 584 586 587 589 590 590 591 591 591 591 592 592 592 593 593 594 595 595 |
| | | 15.5.1.6 15.5.1.7 15.5.1.8 15.5.1.9 15.5.1.10 15.5.1.11 15.5.1.12 Waveform 15.5.2.1 15.5.2.2 15.5.2.3 15.5.2.4 15.5.2.5 15.5.2.6 15.5.2.7 15.5.2.8 15.5.2.9 15.5.2.10 15.5.2.11 15.5.2.11 15.5.2.12 15.5.2.13 15.5.2.14 15.5.2.15 Timing Di 15.5.3.1 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) Flow of Compound Mode (Transmitting from Master after Receiving by Master) Flow for Arbitration Lost and NACK Received Flow for When Buffer Mode Used Flow for When EEPROM Software Reset Mode Used Flow for Switching Modes Returning from Arbitration Lost in Each Mode Waveform Transmitted by Master Waveform Received by Master Waveform Received by Slave Waveform of Compound Format (Master Transmission + Master Reception) Waveform of Compound Format (Master Reception + Master Transmission) Waveform for When Buffer Mode Used 1 Waveform for When Buffer Mode Used 2 Waveform for When Buffer Mode Used 3 Waveform for When Buffer Mode Used 4 Waveform for When Buffer Mode Used 4 Waveform for When Buffer Mode Used 5 Waveform for When Buffer Mode Used 6 Waveform for When Buffer Mode Used 7 Waveform for When Buffer Mode Used 8 Waveform of Clock Synchronization agrams of Setup and Clear in I2CCSR | 582 584 586 587 589 590 590 591 591 591 591 592 592 592 593 593 594 595 596 |

Intel[®] Platform Controller Hub EG20T Datasheet 17



| | | | 15.5.3.2 I2CSR Timing Diagram When Viewed From the Slave (Receiving Side) | 507 |
|------|------|------------|--|------------|
| | | | 15.5.3.3 I2CSR Timing Diagram When Viewed From the Slave (Transmittin | g |
| | | | Side) | . 597 |
| | | | 15.5.3.4 I2CŚR Timing Diagram When Viewed From Master 1/Master 2 (Transmitting Side) | 598 |
| | | 15.5.4 | Timing Diagrams When Transmitting START, Repeated START, and STOP | |
| | | | Conditions | . 598 |
| | | | 15.5.4.1 Timing Diagram When Transmitting a START Condition | . 598 |
| | | | 15.5.4.2 Timing Diagram When Transmitting a STOP Condition | .599 |
| | | | 15.5.4.3 Timing Diagram When Transmitting a Repeated START Condition. | |
| | | 15.5.5 | Input Noise Filter | |
| | | | Restrictions | |
| | | | | |
| 16.0 | | | | |
| | | | ew | |
| | 16.2 | | es | |
| | 16.3 | | er Address Map | |
| | | | PCI Configuration Registers | |
| | | 16.3.2 | Memory-Mapped I/O Registers (BAR: MEM_BASE) | .602 |
| | 16.4 | Registe | rs | .602 |
| | | | PCI Configuration Registers | |
| | | - | 16.4.1.1 VID — Vendor Identification Register | 602 |
| | | | 16.4.1.2 DID — Device Identification Register | 603 |
| | | | 16.4.1.3 PCICMD — PCI Command Register | |
| | | | 16.4.1.4 PCISTS — PCI Status Register - Alan | 604 |
| | | | 16.4.1.5 RID — Revision Identification Register | 604 |
| | | | 16.4.1.6 CC — Class Code Register | 605 |
| | | | 16.4.1.7 MLT — Master Latency Timer Register | 605 |
| | | | 16.4.1.8 HEADTYP — Header Type Register | .605 |
| | | | 16.4.1.9 MEM_BASE — MEM Base Address Register | |
| | | | 16.4.1.10 SSVID — Subsystem Vendor ID Register | . 606 |
| | | | 16.4.1.11 SSID — Subsystem ID Register | .606 |
| | | | 16.4.1.12 CAP_PTR — Capabilities Pointer Register | 607 |
| | | | 16.4.1.13 INT_LN — Interrupt Line Register | . 607 |
| | | | 16.4.1.14 INT_PN — Interrupt Pin Register | . 607 |
| | | | 16.4.1.15 MSI_CAPID — MSI Capability ID Register | . 607 |
| | | | 16.4.1.16 MSI_NPR — MSI Next Item Pointer Register | |
| | | | 16.4.1.17 MSI_MCR — MSI Message Control Register | |
| | | | 16.4.1.18 MSI_MAR — MSI Message Address Register | |
| | | | 16.4.1.19 MSI_MD — MSI Message Data Register | . 609 |
| | | | 16.4.1.20 PM_CAPID — PCI Power Management Capability ID Register | |
| | | | 16.4.1.21 PM_NPR — PM Next Item Pointer Register | |
| | | | 16.4.1.22 PM_CAP — Power Management Capabilities Register | |
| | | 16 4 2 | 16.4.1.23 PWR_CNTL_STS — Power Management Control/Status Register | |
| | | 16.4.2 | Memory-Mapped I/O Registers (BAR: MEM_BASE) | |
| | | | 16.4.2.1 IEN — Interrupt Enable Register | |
| | | | 16.4.2.2 ISTATUS — Interrupt Status Register | |
| | | | 16.4.2.3 IDISP — Interrupt Source Register | |
| | | | 16.4.2.4 ICLR — Interrupt Clear Register | .613 |
| | | | 16.4.2.5 IMASK — Interrupt Mask Register | .613 |
| | | | 16.4.2.6 IMASKCLR — Interrupt Mask Clear Register | |
| | | | 16.4.2.7 PO — Port Output Register | |
| | | | 16.4.2.8 PI — Port Input Register | |
| | | | 16.4.2.9 PM — Port Mode Register | . 010 |
| | | | 16.4.2.10 IMO — Interrupt Mode Register 0 | 617 610 |
| | | | 16.4.2.11 IM1 — Interrupt Mode Register 1 | . DI/ |
| | 16 - | Euro ett - | 16.4.2.12 SRST — SOFT RESET Register | |
| | 16.5 | runctio | nal Description | . 019 |



| | | | I/O Setting | |
|------|-------|---------|---|-------|
| | | 16.5.2 | Interrupt Setting Procedure | . 619 |
| | | 16.5.3 | Operation of Various Interrupts | . 620 |
| | | | 16.5.3.1 Falling Edge Interrupt | |
| | | | 16.5.3.2 Rising Edge Interrupt | . 620 |
| | | | 16.5.3.3 "L" Level Input Interrupt | . 621 |
| | | | 16.5.3.4 "H" Level Input Interrupt | . 622 |
| | | | 16.5.3.5 Interrupt at Both Edges (Rising Edge/Falling Edge) | . 623 |
| | | 16.5.4 | Wakeup | |
| | | | · | |
| 17.0 | | | | |
| | 17.1 | | ew | |
| | 17.2 | Feature | <u> </u> | . 625 |
| | 17.3 | Registe | r Address Map | . 626 |
| | | 17.3.1 | PCI Configuration Registers | . 626 |
| | | 17.3.2 | Memory-Mapped I/O Registers (BAR: MEM_BASE) | . 627 |
| | 17.4 | | rs | |
| | | 17.4.1 | PCI Configuration Registers | 627 |
| | | | 17.4.1.1 VID— Vendor Identification Register | 627 |
| | | | 17.4.1.2 DID— Device Identification Register | 628 |
| | | | 17.4.1.3 PCICMD— PCI Command Register | 628 |
| | | | 17.4.1.4 PCISTS—PCI Status Register | 629 |
| | | | 17.4.1.5 RID— Revision Identification Register | . 630 |
| | | | 17.4.1.6 CC— Class Code Register | |
| | | | 17.4.1.7 MLT— Master Latency Timer Register | . 630 |
| | | | 17.4.1.8 HEADTYP— Header Type Register | . 631 |
| | | | 17.4.1.9 IO_BASE— IO Base Address Register | |
| | | | 17.4.1.10 MEM_BASE— MEM Base Address Register | . 631 |
| | | | 17.4.1.11 SSVID— Subsystem Vendor ID Register | . 632 |
| | | | 17.4.1.12 SSID— Subsystem ID Register | . 632 |
| | | | 17.4.1.13 CAP_PTR— Capabilities Pointer Register | . 632 |
| | | | 17.4.1.14 INT_LN— Interrupt Line Register | . 632 |
| | | | 17.4.1.15 INT_PN— Interrupt Pin Register | . 633 |
| | | | 17.4.1.16 MSI_CAPID—MSI Capability ID Register | . 633 |
| | | | 17.4.1.17 MSI_NPR—MSI Next Item Pointer Register | . 633 |
| | | | 17.4.1.18 MSI_MCR—MSI Message Control Register | . 633 |
| | | | 17.4.1.19 MSI_MAR—MSI Message Address Register | . 634 |
| | | | 17.4.1.20 MSI_MD—MSI Message Data Register | . 634 |
| | | | 17.4.1.21 PM_CAPID—PCI Power Management Capability ID Register | . 635 |
| | | | 17.4.1.22 PM_NPR—PM Next Item Pointer Register | . 033 |
| | | | 17.4.1.24 PWR_CNTL_STS—Power Management Control/Status Register | 626 |
| | | 17 / 2 | Memory-Mapped I/O Registers (BAR: MEM_BASE) | |
| | | 17.4.2 | | |
| | | | 17.4.2.1 Transmit Buffer Register (THR) | . 63/ |
| | | | 17.4.2.2 Receive Buffer Register (RBR) | |
| | | | 17.4.2.3 Line Control Register (LCR) | |
| | | | 17.4.2.5 FIFO Control Register (FCR) | 6/1 |
| | | | 17.4.2.6 FIFO Control Register (FCR) | |
| | | | 17.4.2.7 Modem Control Register (MCR) | |
| | | | 17.4.2.8 Modern Status Register (MSR) | |
| | | | 17.4.2.9 Interrupt Identification Register (IIR) | |
| | | | 17.4.2.10 Interrupt Enable Register (IER) | . 647 |
| | | | 17.4.2.11 Divisor Latches (DLL, DLM) | |
| | | | 17.4.2.12 Scratch Pad Register (SCR) | |
| | | | 17.4.2.13 Baud Rate Reference Clock Select Register (BRCSR) | |
| | | | 17.4.2.14 SOFT RESET Register (SRST) | |
| | 17.5 | Functio | nal Description | |
| | 17.15 | | Interface Specifications | 654 |



| | | | 17.5.1.1 Transmit Timing | |
|------|------|---------|---|-------------|
| | | | 17.5.1.2 Receive Timing | . 654 |
| | | | 17.5.1.3 Modem Timing | |
| | | | Programming | |
| | | | FIFO Interrupt Mode Operation | |
| | | | FIFO Polling Mode Operation | |
| | | | Auto Hardware Flow Operation | .656 |
| | | 17.5.6 | Example of Software Processing Performed When a Receive Data Error | |
| | | | Occurs | |
| | | | 17.5.6.1 When a Framing Error, Parity Error, or Break Error Is Received | .657 |
| | | | 17.5.6.2 When an Overrun Error Occurs | .658 |
| 18.0 | SPI | | | .661 |
| | 18.1 | Introdu | oction | . 661 |
| | | | Overview | |
| | | | Features | |
| | 18.2 | | r Address Map | |
| | 10.2 | 18 2 1 | PCI Configuration Registers | 661 |
| | | | Memory-Mapped Registers (BAR: MEM_BASE) | |
| | 18.3 | | ers | |
| | 10.5 | | PCI Configuration Registers | |
| | | 10.5.1 | | |
| | | | 18.3.1.1 DID— Device Identification Register | . 003 |
| | | | 18.3.1.3 PCISTS—PCI Status Register | 664 |
| | | | 18.3.1.4 RID— Revision Identification Register | 665 |
| | | | 18.3.1.5 CC— Class Code Register | . 665 |
| | | | 18.3.1.6 MLT— Master Latency Timer Register | .666 |
| | | | 18.3.1.7 HEADTYP— Header Type Register | .666 |
| | | | 18.3.1.8 MEM_BASE— MEM Base Address Register | .666 |
| | | | 18.3.1.9 SSVID— Subsystem Vendor ID Register | |
| | | | 18.3.1.10 SSID— Subsystem ID Register | . 667 |
| | | | 18.3.1.11 CAP_PTR— Capabilities Pointer Register | . 667 |
| | | | 18.3.1.12 INT_LN— Interrupt Line Register | . 667 |
| | | | 18.3.1.13 INT_PN— Interrupt Pin Register | .668 |
| | | | 18.3.1.14 MSI_CAPID—MSI Capability ID Register | . 668 |
| | | | 18.3.1.15 MSI_NPR—MSI Next Item Pointer Register | |
| | | | 18.3.1.16 MSI_MCR—MSI Message Control Register | . 668 |
| | | | 18.3.1.18 MSI_MD—MSI Message Data Register | .009 660 |
| | | | 18.3.1.19 ID—PCI Power Management Capability ID Register | .003 670 |
| | | | 18.3.1.20 PM_NPR—PM Next Item Pointer Register | . 670 |
| | | | 18.3.1.21 PM_CAP - Power Management Capabilities Register | |
| | | | 18.3.1.22 PWR_CNTL_STS—Power Management Control/Status Register | |
| | | 18.3.2 | Memory-Mapped I/O Registers (BAR: MEM_BASE) | |
| | | | 18.3.2.1 SPI Control Register (SPCR) | .671 |
| | | | 18.3.2.2 SPI Baud Rate Register (SPBRR) | 674 |
| | | | 18.3.2.3 SPI Status Register (SPSR) | . 676 |
| | | | 18.3.2.4 SPI Write Data Register (SPDWR) | . 677 |
| | | | 18.3.2.5 SPI Read Data Register (SPDRR) | . 678 |
| | | | 18.3.2.6 SSN Expand Control Register (SSNXCR) | . 678 |
| | | | 18.3.2.7 SOFT RESET Register (SRST) | |
| | 18.4 | | nal Description | |
| | | | Master Mode and Slave Mode | |
| | | 18.4.2 | Control of the Polarity and Phase of the Serial Clock | |
| | | | 18.4.2.1 Data Transfer Timing When CPHA = 0 | . 680 |
| | | | 18.4.2.2 Data Transfer Timing When CPHA = 1 | .681 |
| | | 18.4.3 | Serial Clock Baud Rate | . 682 |
| | | 18.4.4 | Transfer Size | . 682 |

Intel[®] Platform Controller Hub EG20T Datasheet 20



| | | | Setting of Transfer Interval | |
|------|-------|---------|---|--------------|
| | | | Transmit Operation (Master Mode) | |
| | | | Receive Operation (Master Mode) | |
| | | 18.4.8 | FIFO Operation | . 686 |
| | | | Write Overflow | |
| | | 18.4.10 | Overrun Error | . 686 |
| | | 18.4.11 | L FICLR | . 687 |
| | | 18.4.12 | 2 Transfer When There Is a Difference in the Number of FIFO Transfer | |
| | | | Bytes/Words of the Slaves | . 687 |
| | | 18.4.13 | B Mode Fault (MDF) | . 688 |
| | | 18.4.14 | Interrupt Sources | |
| | | | 18.4.14.1 Interrupt Sources of the SPI | |
| | | | 18.4.14.2 Interrupt Clear of the SPI | . 689 |
| | | | 18.4.14.3 Interrupt Timing of the SPI | . 689 |
| | | | Operation at Hi-Z | |
| | | | Interval After the Setting of the MSTR and Before the Start of Transfer | |
| | | 18.4.17 | 7 Examples of Initial Settings | |
| | | 137 | 18.4.18 DMA Operation | . 695 |
| 19.0 | ΙΤΔG | | | 697 |
| | | | iction | |
| | 19.1 | | Overview | |
| | | | Boundary Scan Control Registers | |
| | | | TAP Controller | |
| | | | List of the Boundary Scanned Pins | |
| | | | Instructions | |
| | | 19.1.5 | 19.1.5.1 IDCODE | |
| | | | 19.1.5.2 EXTEST | |
| | | | 19.1.5.3 SAMPLE | |
| | | | 19.1.5.4 BYPASS | |
| 20.0 | Floor | daal Ch | aracteristics | |
| 20.0 | | | | |
| | 20.1 | | e Maximum Ratings | |
| | 20.2 | | ng Condition | |
| | 20.3 | | racteristics | |
| | 20.4 | | racteristics | |
| | | | Clock Input Characteristics | |
| | | | Power Sequencing With Wake-up Function | |
| | | | Power Sequencing without Wake-up Function | |
| | | | Clock Stable Timings | |
| | | | Reset Signal Timing | |
| | | 20.4.6 | PCI Express Timing | . /18 |
| | | 20 4 7 | 20.4.6.1 Receiver and Transmitter Characteristics | |
| | | 20.4./ | SATA Timing | |
| | | | 20.4.7.1 Receiver and Transmitter Characteristics | |
| | | 20.4.8 | USB Timing | |
| | | | 20.4.8.1 Specification of HS Connection | |
| | | | 20.4.8.2 Specification of FS Connection | . /19 |
| | | 20.4.0 | 20.4.8.3 Specification of LS Connection (USB Host) | |
| | | 20.4.9 | SDIO Access Timing | |
| | | | 20.4.9.1 Default Mode | |
| | | 20 4 10 | 20.4.9.2 High Speed Mode | |
| | | | OSPI Access Timing | |
| | | | LI ² C Access Timing | |
| | | | 2 GPIO Access Timing | . /26 727 |
| | | | | |



| | | 20.4.14 Serial ROM IF Access Timing | 728 |
|----------------------------------|--|--|---|
| 21.0 | Signa | al Description | 731 |
| | 21.1 | | |
| | 21.2 | System Control | |
| | 21.3 | PCI Express | |
| | 21.4 | | |
| | 21.5 | USB Host Controller | 733 |
| | 21.6 | USB Device | 734 |
| | 21.7 | Gigabit Ethernet | 734 |
| | 21.8 | SDIO | 735 |
| | | CAN | |
| | | ¹ C | |
| | | GPIO | |
| | | UART | |
| | | SPI | |
| | | Serial ROM IF | |
| | | JTAG | |
| | 21.16 | Power and Ground | /38 |
| 22.0 | Pin S | tates | 741 |
| | 22.1 | Overview | 741 |
| 22.0 | Pallo | ut Definition and Package Information | 751 |
| 23.0 | 23.1 | _ | |
| | | Package Information | |
| | 23.2 | rackage Information | /3/ |
| 1 | Inte | tem Block Diagram Example ! [®] Platform Controller Hub EG20T Internal Topology Block Diagram | 53 |
| 3 | | ket Hub Configuration | |
| 4 | | Mechanism | |
| 5 | | ct of Interrupt Reduction Mechanism | |
| 6 | | ress Map of Each Use Case | 114 |
| 7 | Keia | ationship Between Option ROM Space in Serial ROM and Expansion ROM Space of | 11/ |
| 8 | Sari | al ROM Write Flowchart | 115 |
| 9 | | ationship Between 'Serial ROM Space' and 'Expansion ROM Space of Packet Hub | |
| 10 |) Inte | Il® Platform Controller Hub EG20T Clock Block Diagram | 124 |
| 11 | | d Rate Generation | |
| 12 | | | |
| 13 | | | |
| 14 | l Stat | nsmission Clock Control Example | ± J - |
| 15 | Dow | nsmission Clock Control Example | 136 |
| 16 | POW | nsmission Clock Control Example | 136 138 |
| 17 | Pow Pow | nsmission Clock Control Example | 136 138 |
| | Pow Pow | nsmission Clock Control Example O Clock Control Example E Transition Chart Per Planes Concept Diagram (Example) Per-on Sequence Per-off Sequence | 136 138 139 |
| 18 | Pow Pow Pow | nsmission Clock Control Example O Clock Control Example Te Transition Chart Ter Planes Concept Diagram (Example) Ter-on Sequence Ter-off Sequence Ter-on/off Sequence | 136 138 139 140 |
| 19 | Pow Pow Pow SAT | nsmission Clock Control Example O Clock Control Example Te Transition Chart Ter Planes Concept Diagram (Example) Ter-on Sequence Ter-off Sequence Ter-on/off Sequence Ter-on/off Sequence Ter-on/off Sequence | 136 138 139 140 196 |
| 19 20 | Pow Pow Pow SAT USB | nsmission Clock Control Example O Clock Control Example Transition Chart Ter Planes Concept Diagram (Example) Ter-on Sequence Ter-off Sequence Ter-on/off Sequence Ter-on/off Sequence The Controller Interrupt Tiers The Host Controller Port Connection | 136 139 139 140 196 209 |
| 19 20 21 | Pow Pow Pow SAT USB USB | nsmission Clock Control Example O Clock Control Example Transition Chart The Planes Concept Diagram (Example) The Planes Controller Port Connection (Example) The Planes Controller Diagram (Example) The Planes Controller Diag | 136 138 139 140 196 209 |
| 19 20 21 22 | Pow Pow Pow SAT USB USB Men | nsmission Clock Control Example O Clock Control Example Transition Chart Ter Planes Concept Diagram (Example) Ter-on Sequence Ter-off Sequence Ter-on/off Sequence Ter-on/off Sequence The Controller Interrupt Tiers The Host Controller Interrupt Diagram | 136 139 139 140 196 209 259 |
| 19 20 21 22 23 | Pow Pow Pow SAT USB USB Men IN T | nsmission Clock Control Example O Clock Control Example Transition Chart T | 136 138 139 140 196 209 259 264 |
| 19 20 21 22 23 24 | Pow Pow SAT USB USB Men IN T | nsmission Clock Control Example O Clock Control Example Teransition Chart Ter Planes Concept Diagram (Example) Ter-on Sequence Ter-onf Sequence Ter-on/off Sequence Ter-on/off Sequence Thost Controller Interrupt Tiers Thost Controller Interrupt Diagram Thost Controller Interrupt Diagram Thost Controller Interrupt Diagram Thost Controller Interrupt Diagram Teransaction Flow in DMA Mode Transaction Flow in DMA Mode (Without Thresholding) | 136 138 139 140 196 209 259 264 297 |
| 19 20 21 22 23 | Pow Pow Pow SAT USB USB Men IN T OUT | nsmission Clock Control Example O Clock Control Example Transition Chart T | 136 138 139 140 196 209 259 264 297 298 |



| 27 | USB Device Controller Interrupts | 302 |
|----------|---|-----|
| 28 | Endpoint Interrupt Register and Mask Operation | |
| 29 | Descriptor Memory Structures | |
| 30 | SETUP Data Memory Structure | |
| 31 | OUT Data Memory Structure | |
| 32 | IN Data Memory Structure | |
| 33 | Relationship of Interrupt Status and Interrupt Enable | |
| 34 | Descriptor | 349 |
| 35 | Transmit Frame Buffer and Receive Frame Buffer | |
| 36 | Receive Control Flow | |
| 37 38 | Transmission Clock Control Example | |
| 39 | Wake-on LAN | |
| 40 | Wake-Up Diagram | |
| 41 | Card Inserted (bit 16) | |
| 42 | Generation of Interrupt Signal | |
| 43 | Relationship between DMA-Req DMA-Ack | |
| 44 | Operation Model | |
| 45 | Flow of Initial Setting Procedure | |
| 46 | Data Frame | |
| 47 | Standard Identifier Format | |
| 48 | Extended Identifier Format | |
| 49 | Remote Frame | |
| 50 | Error Frame | 478 |
| 51 | Overload Frame | 478 |
| 52 | Correlation Between the IFm Register and the Message RAM | 480 |
| 53 | Data Transfer between the IFm Register and Message RAM | 481 |
| 54 | Concept Flowchart of Transmit Message Handling | |
| 55 | Concept Flowchart of Receive Message Handling | |
| 56 | CPU Handling of a FIFO Buffer | |
| 57 | Bit Timing | |
| 58 | Propagation Time Segment | |
| 59 | Synchronizations on Late and Early Edges | |
| 60 | Filtering of Short Dominant Spikes | |
| 61 | Signal Flow in Silent Mode | |
| 62 | Signal Flow in Loop Back Mode | |
| 63 | Signal Flow in Loop Back Combined with Silent Mode | |
| 64 | IEEE1588 Hardware Logic | |
| 65 | Time Stamp Reference Point Pattern of "Dummy Clock \times 14 \rightarrow Start \times 2" | |
| 66 67 | | 569 |
| 68 | Pattern of "Start \times 9" | |
| 69 | Flow of Initial Setting 1 | |
| 70 | Flow of Initial Setting_1 | |
| 71 | Flow of Initial Setting_2 | |
| 72 | Flow of Slave Reception | |
| 73 | Flow of Slave Transmission | |
| 74 | Flow of Master Transmission | |
| 75 | Flow of Master Reception | |
| 76 | Flow of Compound Mode (Receiving by Master after Transmitting from Master) | |
| 77 | Flow of Compound Mode_2 (Receiving by Master after Transmitting from Master) | |
| 78 | Flow of Compound Mode (Transmitting from Master after Receiving by Master) | |
| 79 | Flow of Compound Mode_2 (Transmitting from Master after Receiving by Master) | |
| 80 | Flow for Arbitration Lost and NACK Received | |
| 81 | Flow for When Buffer Mode Used | |



| 82 | Flow for When Buffer Mode Used_2 | 588 |
|------|---|-----|
| 83 | Flow for When EEPROM Software Reset Mode Used | 589 |
| 84 | Flow for Switching to Normal Mode | |
| 85 | Flow for Switching to Buffer Mode | |
| 86 | Flow for Switching to EEPROM Software Reset Mode | |
| 87 | Waveform Transmitted by Master | |
| 88 | Waveform Received by Master | |
| 89 | Waveform Transmitted by Slave | |
| 90 | Waveform Received by Slave | |
| 91 | Waveform of Compound Format (Master Transmission + Master Reception) | |
| 92 | Waveform of Compound Format (Master Reception + Master Transmission) | |
| 93 | Waveform for When Buffer Mode Used 1 | |
| 94 | Waveform for When Buffer Mode Used 2 | |
| 95 | Waveform for When Buffer Mode Used 3 | |
| 96 | Waveform for When Buffer Mode Used 4 | |
| 97 | Waveform for When Buffer Mode Used 5 | |
| 98 | Waveform for When Buffer Mode Used 6 | |
| 99 | Waveform for When Buffer Mode Used 7 | |
| | Waveform for When Buffer Mode Used 8 | |
| | SCL Stop Waveform at Master Transmission/Slave Transmission (at Data Transmission) | |
| | SCL Stop Waveform at Master Reception/Slave Reception (at Data Reception) | |
| | I2CSR Timing Diagram When Viewed From the Master (Transmitting Side) | |
| | 2CSR Timing Diagram When Viewed From the Slave (Receiving Side) | |
| | I2CSR Timing Diagram When Viewed From the Slave (Transmitting Side) | |
| | I2CSR Timing Diagram When Viewed From Master 1/Master 2 (Transmitting Side) | |
| | | |
| | Timing Diagram When Transmitting a START Condition | |
| | Timing Diagram When Transmitting a STOP Condition | |
| | Timing Diagram When Transmitting a Repeated START Condition | |
| | Operation of Falling Edge Interrupt | |
| | Operation of Rising Edge Interrupt | |
| | Operation at "L" Level Input Interrupt | |
| | Operation at "H" Level Input Interrupt | |
| | Operation at Both Edges (Rising Edge/Falling Edge) | |
| | Wakeup Diagram | |
| | Baud Rate Generation | |
| | Transmit Timing | |
| | Receive Timing | |
| | Modem Timing | |
| | Error Flowchart | |
| | Overrun Error Flowchart | |
| 122 | SPI Block Diagram | 679 |
| | Clock Waveform When CPHA = 0 | |
| | Clock Waveform When CPHA = 1 | |
| | SPI Bus Waveform When Transfer Size SIZE = 1 (16 bits) | |
| | SPI Bus Waveform When Transfer Size SIZE = 1 (16 bits) | |
| | Transfer Interval (When DTL is Not 0) | |
| | Transfer Interval (When DTL is 0) | |
| | Transmit Operation in Master Mode | |
| | Receive Operation in Master Mode | 686 |
| 131 | Transfer When There Is a Difference in the Number of FIFO Transfer Bytes/Words of the | |
| | Slaves | |
| | Timing That Allows Mode Fault Operation | |
| | SPI Interrupt Signal Logic | |
| | Interrupt Timing | |
| 1 25 | Operation at Hi-7 | 601 |



| 136 | Example of Flow of Initial Setting | 692 |
|-------|--|-----|
| 137 | 7 Example of Flow of Interrupt Control | 694 |
| 138 | B Configuration of Boundary Scan Circuit | 698 |
| 139 | TAP Controller State Transition Diagram | 699 |
| | Clock Timing (PCIeCLK) | |
| 141 | Clock Timing (SATA0_CLK) | 710 |
| | 2 Clock Timing (USB_48MHz/SYS_25MHz/UART_CLK) | |
| | B Power-On Timings | |
| | SO to S5 to S0 Timings | |
| | 5 Plane_A Power-On Off Timings | |
| | Power-on/off Timings | |
| | 7 Clock Stable Timings | |
| | Reset Timings | |
| | SDIO Access Timing (Default Mode) | |
| | SDIO Access Timing (High Speed Mode) | |
| | SPI Master Mode Timing (CPHA = 0) | |
| | 2 SPI Master Mode Timing (CPHA = 1) | |
| | B SPI Slave Mode Timing (CPHA = 0) | |
| 154 | SPI Slave Mode Timing (CPHA = 1) | 724 |
| 155 | 5 I ² C Cycle | 726 |
| | GPIO Input Timing | |
| | ' GPIO Output Timing | |
| | 3 JTAG Input Timing | |
| | TAG Output Timing (TDO) | |
| | Serial ROM IF Timing | |
| | Ballout (Top View - Left Side) | |
| | 2 Ballout (Top View - Right Side) | |
| | B Intel® Platform Controller Hub EG20T Package (Top View) | |
| | Fintel $^{	ext{@}}$ Platform Controller Hub EG20T Package (Side View) | |
| | 5 Intel [®] Platform Controller Hub EG20T Package (Bottom View) | |
| 166 | S Component Attributes | 760 |
| | | |
| | | |
| | | |
| Table | | |
| 1 | PCI Devices and Functions | 51 |
| 2 | PCI Configuration Registers | 55 |
| 3 | 00h: VID- Vendor Identification Register | 57 |
| 4 | 02h: DID— Device Identification Register | 57 |
| 5 | 04h: PCICMD— PCI Command Register | |
| 6 | 06h: PCISTS—PCI Status Register | |
| 7 | 08h: RID— Revision Identification Register | 59 |
| 8 | 09h: CC— Class Code Register | 59 |
| 9 | 0Dh: MLT— Master Latency Timer Register | 60 |
| 10 | 0Eh: HEADTYP— Header Type Register | 60 |
| 11 | 18h: PBN— Primary Bus Number Register | 60 |
| 12 | 19h: SDBN— Secondary Bus Number Register | |
| 13 | 1Ah: SBBN— Subordinate Bus Number Register | |
| 14 | 1Bh: SDLT— Secondary Latency Timer Register | 61 |
| 15 | 1Ch: IOBS— I/O Base Register | |
| 16 | 1Dh: IOLMT— I/O Limit Register | |
| 17 | 1Eh: SDSTS— Secondary Status Register | 62 |
| 18 | 20h: MBS— Memory Base Register | 63 |
| | 22h: MI MT— Memory Limit Register | C 4 |

Intel[®] Platform Controller Hub EG20T Datasheet 25



| 20 | 24h: PMBS— Prefetchable Memory Base Register | 64 |
|----|--|-----|
| 21 | 26h: PMLMT— Prefetchable Memory Limit Register | 64 |
| 22 | 28h: PMUBS— Prefetchable Memory Base Upper 32-bit Register | 65 |
| 23 | 2Ch: PMULMT— Prefetchable Memory Limit Upper 32-bit Register | |
| 24 | 30h: IOUBS— I/O Base Upper 16-bit Register | |
| 25 | 32h: IOULMT— I/O Limit Upper 16-bit Register | |
| 26 | 34h: CAP_PTR— Capabilities Pointer Register | |
| 27 | 3Ch: INT_LN— Interrupt Line Register | |
| 28 | 3Dh: INT_PN— Interrupt Pin Register | |
| 29 | 3Eh: BRG_CTL— Bridge Control Register | |
| | | |
| 30 | 40h: PM_CAPID—PCI Power Management Capability ID Register | |
| 31 | 41h: NXT_PTR1—Next Item Pointer #1 Register | |
| 32 | 42h: PM_CAP—Power Management Capabilities Register | |
| 33 | 44h: PWR_CNTL_STS—Power Management Control/Status Register | |
| 34 | 70h: PCIe_CAPID—PCIe Capability ID Register | |
| 35 | 71h: PCIe_NPR—PCIe Next Item Pointer Register | |
| 36 | 72h: PCIe_CP—PCIe Capabilities Register | |
| 37 | 74h: PCIe_CP—PCIe Capabilities Register | |
| 38 | 78h: PCIe_DCT—PCIe Drive Control Register | |
| 39 | 7Ah: PCIe_DST—PCIe Device Status Register | |
| 40 | 7Ch: PCIe_LCP—PCIe Link Capabilities Register | 76 |
| 41 | 81h: PCIe_LCT—PCIe Link Control Register | 78 |
| 42 | 82h: PCIe_LST—PCIe Link Status Register | 80 |
| 43 | 94h: PCIe_LST—PCIe Link Status Register | 81 |
| 44 | 98h: PCIe_DCT2—PCIe Device Control 2 Register | 82 |
| 45 | A0h: PCIe_LCT2—PCIe Link Control 2 Register | 83 |
| 46 | A2h: PCIe_LST2—PCIe Link Status 2 Register | |
| 47 | PCI Configuration Registers | |
| 48 | Queue Control Registers | |
| 49 | Device Control Registers | |
| 50 | 00h: VID- Vendor Identification Register | |
| 51 | 02h: DID- Device Identification Register | |
| 52 | 04h: PCICMD- PCI Command Register | |
| 53 | 06h: PCISTS- PCI Status Register | |
| 54 | 08h: RID- Revision Identification Register | |
| 55 | 09h: CC - Class Code Register | |
| 56 | 0Dh: MLT - Master Latency Timer Register | |
| 57 | 0Eh: HEADTYP - Header Type Register | |
| 58 | 14h: MEM_BASE - MEM Base Address Register | |
| 59 | 30h: ROM_BASE - Extended ROM Base Address Register | |
| 60 | 2Ch: SSVID - Subsystem Vendor ID Register | |
| 61 | 2Eh: SID - Subsystem ID Register | |
| 62 | 34h: CAP_PTR - Capabilities Pointer Register | 93 |
| - | | |
| 63 | 3Ch: INT_LN - Interrupt Line Register | |
| 64 | 3Dh: INT_PN - Interrupt Pin Register | |
| 65 | 40h: MSI_CAPID - MSI Capability ID Register | 97 |
| 66 | 41h: MSI_NPR - MSI Next Item Pointer Register | |
| 67 | 42h: MSI_MCR - MSI Message Control Register | |
| 68 | 44h: MSI_MAR - MSI Message Address Register | |
| 69 | 48h: MSI_MD - MSI Message Data Register | |
| 70 | 50h: PM_CAPID - PCI Power Management Capability ID Register | |
| 71 | 51h: PM_NPR - PM Next Item Pointer Register | |
| 72 | 52h: PM_CAP - Power Management Capabilities Register | |
| 73 | 54h: PWR_CNTL_STS - Power Management Control/Status Register | |
| 74 | 000h: Packet Hub ID Register | 100 |



| 75 | 004h: Queue Priority Value Register | |
|-----|--|------|
| 76 | 008h: Upstream Queue Max Size Register | 101 |
| 77 | 00Ch: Downstream Queue Max Size Register | |
| 78 | 010h: Completion Response Time-out Register | 103 |
| 79 | 014h: Device Read Pre-Fetch Control Register | 103 |
| 80 | 018h: Dead Lock Avoid Type Selector Register | |
| 81 | 020h: Interrupt Pin Register Write Permit Register 0 | |
| 82 | 024h: Interrupt Pin Register Write Permit Register 1 | |
| 83 | 028h: Interrupt Pin Register Write Permit Register 2 | |
| 84 | 02Ch: Interrupt Pin Register Write Permit Register 3 | |
| 85 | 040h: Interrupt Reduction Control Register | |
| 86 | List of QoS Control Registers | |
| 87 | List of Interrupt Reduction Control Registers | 111 |
| 88 | List of INTx and MSI | |
| 89 | List of PCI Device and Function Number in the Intel [®] Platform Controller Hub EG20T | 115 |
| 90 | 00h: Status Register | 119 |
| 91 | 04h: Serial ROM Interface Control Register | |
| 92 | Clock Domains (Clock Inputs/Peripheral Clocks) | |
| 93 | Clock Domains (Derivative Clocks/Peripheral Clocks) | |
| | | |
| 94 | List of Registers | |
| 95 | | |
| 96 | Baud Rate Generation Example_1 | |
| 97 | Baud Rate Generation Example_2 | |
| 98 | Baud Rate Generation Example_3 | |
| 99 | Baud Rate Generation Example_4 | |
| | Transmission Clock Control | |
| | List of Pins | |
| | Power Planes | |
| | Power ON/OFF Condition and Wake-up Function | |
| | PCI Configuration Registers | |
| | PCI I/O Register Address Map | |
| | Generic Host Register Map | |
| | Port Host Register Map | |
| | 00h: VID- Vendor Identification Register | |
| | 02h: DID— Device Identification Register | |
| 110 | 04h: PCICMD— PCI Command Register | 147 |
| | 06h: PCISTS—PCI Status Register | |
| 112 | 08h: RID— Revision Identification Register | 148 |
| 113 | 09h: CC— Class Code Register | 149 |
| 114 | 0Dh: MLT— Master Latency Timer Register | 149 |
| | 0Eh: HEADTYP— Header Type Register | |
| | 20h: IO_BASE— I/O Base Address Register | |
| | 24h: MEM_BASE— MEM Base Address Register | |
| | 2Ch: SSVID— Subsystem Vendor ID Register | |
| | 2Eh: SSID— Subsystem ID Register | |
| | 30h: ROM_BASE— Extended ROM Base Address Register | |
| | 34h: CAP_PTR— Capabilities Pointer Register | |
| | 3Ch: INT_LN— Interrupt Line Register | |
| | 3Dh: INT_PN— Interrupt Pin Register | |
| | 40h: MSI_CAPID—MSI Capability ID Register | |
| 125 | 41h: MSI_NPR—MSI Next Item Pointer Register | 152 |
| | 42h: MSI_MCR—MSI Message Control Register | |
| | 44h: MSI_MAR—MSI Message Control Register | |
| | 48h: MSI_MD—MSI Message Data Register | |
| | 50h: PM_CAPID—PCI Power Management Canability ID Register | |
| 1/7 | JOHN FIRE VALIDE EVER EUROPOUGHEHEUR VADADIIIV ID REUSTEL | 1.)4 |



| 130 51h: PM_NPR—PM Next Item Pointer Register | |
|--|-------|
| 131 52h: PM_CAP—Power Management Capabilities Register | . 154 |
| 132 54h: PWR_CNTL_STS—Power Management Control/Status Register | .155 |
| 133 60h: SATA_CAPID—SATA Capability ID Register | . 155 |
| 134 61h: SATA_NPR—SATA Next Item Pointer Register | .156 |
| 135 62h: SATA_MAJREV_MINREV—Major Revision Number and Minor Revision Number of the | į |
| SATA Capability Pointer Register | .156 |
| 136 64h: SATA_BAROFST_BARLOC—SATA BAR Offset and BAR Location Register | .156 |
| 137 10h: SATA_BAROFST_BARLOC—SATA BAR Offset and BAR Location Register | . 157 |
| 138 14h: SATA_BAROFST_BARLOC—SATA BAR Offset and BAR Location Register | |
| 139 00h: HBA Capabilities Register | |
| 140 04h: Global HBA Control Register | |
| 141 08h: Interrupt Status Register | |
| 142 0Ch: Ports Implemented Register | |
| 143 10h: AHCI Version Register | |
| 144 14h: Command Completion Coalescing Control | |
| 145 18h: Command Completion Coalescing Ports | |
| 146 A0h: BIST Activate FIS Register | |
| 147 A4h: BIST Control Register | |
| 148 A8h: BIST FIS Count Register | |
| 149 ACh: BIST Status Register | |
| 150 B0h: BIST DWORD Error Count Register | 167 |
| 151 BCh: OOB Register | |
| 152 E0h: Timer 1 ms Register | |
| 153 E8h: Global Parameter 1 Register | |
| 154 ECh: Global Parameter 2 Register | |
| 155 FOh: Port Parameter Register | |
| 156 F4h: Test Register | |
| 157 F8h: Version Register | |
| 158 FCh: ID Register | |
| 159 100h: Port# Command List Base Address Register (P#CLB) | |
| 160 104h: Port# Command List Base Address Upper 32-Bits Register (P#CLBU) | |
| | |
| 161 108h: Port# FIS Base Address Register (P#FB) | |
| 162 110h: Port# FIS Base Address Upper 32-Bits Register (P#FBU) | |
| 163 110h: Port# Interrupt Status Register (P#IS) | 176 |
| 164 114h: Port# Interrupt Enable Register (P#IE) | |
| 165 118h: Port# Command Register (P#CMD) | |
| 166 120h: Port# Task File Data Register (P#TFD) | |
| 167 124h: Port# Signature Register (P#SIG) | |
| 168 128h: Port# Serial ATA Status {SStatus} Register (P#SSTS) | |
| 169 12Ch: Port# Serial ATA Control {SControl} Register (P#SCTL) | |
| 170 130h: Port# Serial ATA Error {SError} Register (P#SERR) | |
| 171 134h: Port# Serial ATA Active {SActive} Register (P#SACT) | |
| 172 138h: Port# Command Issue Register(P#CI) | |
| 173 13Ch: Port# Serial ATA Notification Register (P#SNTF) | |
| 174 170h: Port# DMA Control Register (P#DMACR) | . 189 |
| 175 178h: Port# PHY Control Register (P#PHYCR) | |
| 176 17Ch: Port# PHY Status Register (P#PHYSR) | |
| 177 3F8h: TEST Register 2 | .191 |
| 178 3FCh: PHY SOFT PHY RESET Register | . 192 |
| 179 Interaction Between P#CMD.SUD and P#SCTL.DET Bits | |
| 180 PCI Configuration Registers | |
| 181 EHCI Registers | |
| 182 OHCI Registers | |
| 183 00h: VID- Vendor Identification Register | .213 |



| 184 02h: DID- Device Identification Register | . 213 |
|---|-------|
| 185 04h: PCICMD- PCI Command Register | . 213 |
| 186 06h: PCISTS- PCI Status Register | . 214 |
| 187 08h: RID- Revision Identification Register | . 215 |
| 188 09h: CC- Class Code Register for Function F3 | . 215 |
| 189 09h: CC- Class Code Register for Function F0-F2 | . 216 |
| 190 0Dh: MLT- Master Latency Timer Register | . 216 |
| 191 0Eh: HEADTYP- Header Type Register | |
| 192 10h: MEM_BASE - MEM Base Address Register: EHCI(F3) | |
| 193 10h: MEM_BASE - MEM Base Address Register: OHCI(F0-2) | |
| 194 2Ch: SSVID - Subsystem Vendor ID Register | |
| 195 2Eh: SID - Subsystem ID Register | |
| 196 34h: CAP_PTR - Capabilities Pointer Register | |
| 197 3Ch: INT_LN - Interrupt Line Register | |
| 198 3Dh: INT_PN - Interrupt Pin Register D8:F0-3 | |
| 199 3Dh: INT_PN - Interrupt Pin Register D2:F0-3 | 210 |
| 200 40h: MSI_CAPID - MSI Capability ID Register | |
| 201 41h: MSI_NPR - MSI Next Item Pointer Register | |
| 202 42h: MSI_MCR - MSI Message Control Register | |
| | |
| 203 44h: MSI_MAR - MSI Message Address Register | |
| 204 484h: MSI_MD - MSI Message Data Register | . 220 |
| 205 50h: PM_CAPID - PCI Power Management Capability ID Register | . 221 |
| 206 51h: NXT_PTR1 - Next Item Pointer D8:F0-2, D2:F0-2 | |
| 207 51h: PM_NPR - Next Item Pointer D8:F3, D2:F3 | |
| 208 52h: PM_CAP - Power Management Capabilities Register | |
| 209 54h: PWR_CNTL_STS - Power Management Control/Status Register | |
| 210 60h: SBRN - Serial Bus Release Number Register | |
| 211 61h: FLADJH - Frame Length Adjustment Register for Host Controller | |
| 212 64h: FLADJH - Frame Length Adjustment Register for PORT | |
| 213 A0h: USBLEGSUP - USB Legacy Support EHCI Extended Capability Register | |
| 214 A4h: USBLEGCTLSTS - USB Legacy Support Control/Status Register | |
| 215 00h: HCCAPBASE - Capability Register | . 227 |
| 216 04h: HCSPARAMS - Structural Parameter Register | |
| 217 08h: HCCPARAMS - Capability Parameter Register | |
| 218 10h: USBCMD - USB Command Register | |
| 219 14h: USBSTS - USB Status Register | . 231 |
| 220 18h: USBINTR - USB Interrupt Enable Register | . 232 |
| 221 1Ch: FRINDEX - Frame Index Register | . 233 |
| 222 20h: CTRLDSSEGMENT - Control Data Structure Segment Register | |
| 223 24h: PERIODICLISTBASE - Periodic Frame List Base Address Register | . 234 |
| 224 28h: ASYNCLISTADDR - Current Asynchronous List Address Register | . 235 |
| 225 50h: CONFIGFLAG - Configure Flag Register | |
| 226 54h: PORTSC - Port Status and Control Register | |
| 227 78h: Debug01 Register | |
| 228 7Ch: PHY SOFT RESET Register 1/2 | |
| 229 7Ch: PHY SOFT RESET Register 2/2 | |
| 230 00h: HcRevision Register | |
| 231 04h: HcControl Register | |
| 232 08h: HcCommandStatus Register | |
| 233 0Ch: HcInterruptStatus Register | |
| 234 10h: HcInterruptEnable Register | |
| 235 14h: HcInterruptDisable Register | |
| 236 18h: HcHCCA Register | |
| 237 1Ch: HcPeriodCurrentED Register | |
| 238 20h: HcControlHeadED Register | |
| AUD AUTH TICCUITIUM TEAULD INCHISTER | . 40 |



| 239 24h: HcControlCurrentED Register | |
|--|-----|
| 240 28h: HcBulkHeadED Register | 249 |
| 241 2Ch: HcBulkCurrentED Register | 250 |
| 242 30h: HcDoneHead Register | 250 |
| 243 34h: HcFmInterval Register | |
| 244 38h: HcFmRemaining Register | |
| 245 3Ch: HcFmNumber Register | |
| 246 40h: HcPeriodicStart Register | 252 |
| 247 44h: HcLSThreshold Register | 253 |
| 248 48h: HcRhDescriptorA Register | |
| 249 4Ch: HcRhDescriptorB Register | |
| 250 50h: HcRhStatus Register | |
| 251 54h: HcRhPortStatus[1:NDP] Register | 256 |
| 252 PCI Configuration Registers | 261 |
| 253 CSR Memory Map | |
| 254 00h: VID- Vendor Identification Register | |
| 255 02h: DID- Device Identification Register | 265 |
| 256 04h: PCICMD- PCI Command Register | 265 |
| 257 06h: PCISTS- PCI Status Register | 266 |
| 258 08h: RID- Revision Identification Register | 267 |
| 259 09h: CC- Class Code Register | |
| 260 0Dh: MLT- Master Latency Timer Register | 268 |
| 261 0Eh: HEADTYP- Header Type Register | |
| 262 10h: MEM_BASE- MEM Base Address Register | 268 |
| 263 2Ch: SSVID- Subsystem Vendor ID Register | 269 |
| 264 2Eh: SID- Subsystem ID Register | 269 |
| 265 34h: CAP_PTR- Capabilities Pointer Register | 269 |
| 266 3Ch: INT_LN- Interrupt Line Register | 269 |
| 267 3Dh: INT_PN- Interrupt Pin Register | 270 |
| 268 40h: MSI_CAPID- MSI Capability ID Register | |
| 269 41h: MSI_NPR- MSI Next Item Pointer Register | 270 |
| 270 42h: MSI_MCR- MSI Message Control Register | |
| 271 44h: MSI_MAR- MSI Message Address Register | 271 |
| 272 48h: MSI_MD- MSI Message Data Register | |
| 273 50h: PM_CAPID- PCI Power Management Capability ID Register | |
| 274 51h: PM_NPR- PM Next Item Pointer Register | |
| 275 52h: PM_CAP- Power Management Capabilities Register | 272 |
| 276 54h: PWR_CNTL_STS- Power Management Control/Status Register | 273 |
| 277 400h: Device Configuration Register | 274 |
| 278 Handshake Response Options During a Control Command's Status-OUT Stage | 275 |
| 279 404h: Device Control Register | |
| 280 424h: LPM Control/Status Register | 278 |
| 281 408h: Device Status Register | 278 |
| 282 40Ch: Device Interrupt Register | 279 |
| 283 410h: Device Interrupt Mask Register | 280 |
| 284 414h: Endpoint Interrupt Register | |
| 285 418h: Endpoint Interrupt Mask Register | 281 |
| 286 000h: Endpoint Control Register | 282 |
| 287 004h: Endpoint Status Register | |
| 288 008h: Buffer Size/Frame Number Register | 289 |
| 289 00Ch: Endpoint Buffer Size OUT/Maximum Packet Size Register | |
| 290 210h: Endpoint SETUP Buffer Pointer Register | |
| 291 014h: Endpoint Data Descriptor Pointer Register | |
| 292 008h: UDC CSR BUSY Status Register | |
| 293 4FCh: SRST - SOFT RESET Register | 294 |
| | |



| 294 500h: UDCEP - USB_Device Endpoint Register | |
|---|-----|
| 295 420h: RELEASE_NUMBER - Release Number Register | |
| 296 420h: TSTMODE - Test Mode Register | |
| 297 SETUP Data Memory Structure Values | 305 |
| 298 OUT Data Memory Structure Values | 306 |
| 299 IN Data Memory Structure Values | 309 |
| 300 PCI Configuration Registers | 311 |
| 301 Register Address Map | |
| 302 Register Address Map | |
| 303 00h: VID- Vendor Identification Register | |
| 304 02h: DID- Device Identification Register | |
| 305 04h: PCICMD- PCI Command Register | |
| 306 06h: PCISTS- PCI Status Register | |
| 307 08h: RID- Revision Identification Register | |
| 308 09h: CC- Class Code Register | |
| 309 0Ch: MLT- Master Latency Timer Register | |
| 310 0Eh: HEADTYP- Header Type Register | |
| 311 10h: IO_BASE- IO Base Address Register | |
| 312 14h: MEM_BASE- MEM Base Address Register | |
| 313 2Ch: SSVID- Subsystem Vendor ID Register | |
| | |
| 314 2Eh: SID- Subsystem ID Register | |
| | |
| 316 3Ch: INT_LN- Interrupt Line Register | |
| 317 3Dh: INT_PN- Interrupt Pin Register | |
| 318 40h: MSI_CAPID- MSI Capability ID Register | |
| 319 41h: MSI_NPR- MSI Next Item Pointer Register | 321 |
| 320 42h: MSI_MCR- MSI Message Control Register | |
| 321 44h: MSI_MAR- MSI Message Address Register | |
| 322 48h: MSI_MD- MSI Message Data Register | |
| 323 50h: PM_CAPID- PCI Power Management Capability ID Register | |
| 324 51h: PM_NPR- PM Next Item Pointer Register | |
| 325 52h: PM_CAP- Power Management Capabilities Register | |
| 326 54h: PWR_CNTL_STS- Power Management Control/Status Register | |
| 327 000h: Ether MAC Index Register | |
| 328 004h: Ether MAC Index Data Register | |
| 329 000h: Interrupt Status | |
| 330 018h: Interrupt Status Hold | |
| 331 004h: Interrupt Enable | 328 |
| 332 01Ch: PHY Interrupt Control Register | 329 |
| 333 008h: Mode | 330 |
| 334 00Ch: Reset | |
| 335 010h: TCP/IP Accelerator Control | 331 |
| 336 014h: External List | 332 |
| 337 020h: MAC RX Enable | 332 |
| 338 024h: RX Flow Control | 332 |
| 339 028h: Pause Packet Request | 333 |
| 340 02Ch: RX Mode | |
| 341 030h: TX Mode | |
| 342 034h: RX FIFO Status | 334 |
| 343 038h: TX FIFO Status | |
| 344 03Ch: Test0 | |
| 345 040h: Test1 | |
| 346 044h: Pause Packet1 | |
| 347 048h: Pause Packet2 | |
| 348 04Ch: Pause Packet3 | |
| 5 to 5 ton 1 dase 1 detects | 557 |



| | 050h: Pause Packet4 | |
|-----|--|-----|
| | 054h: Pause Packet5 | |
| | 060h: MAC Address 1A | |
| | 064h: MAC Address 1B | |
| | Other MAC Addresses | |
| | 0E0h: Address Mask | |
| | 0E4h: MIIM | |
| | 0E8h: MAC Address1 Load | |
| | 0ECh: RGMII Status | |
| | 0F0h: RGMII Control | |
| | 100h: DMA Control | |
| | 110h: RX Descriptor Base Address | |
| | 114h: RX Descriptor Size | |
| 362 | 118h: RX Descriptor Hard Pointer | 343 |
| | 11Ch: RX Descriptor Hard Pointer Hold | |
| | 120h: RX Descriptor Soft Pointer | |
| | 130h: TX Descriptor Base Address | |
| 366 | 134h: TX Descriptor Size | 345 |
| | 138h: TX Descriptor Hard Pointer | |
| 368 | 13Ch: TX Descriptor Hard Pointer Hold | 345 |
| | 140h: TX Descriptor Soft Pointer | |
| | 160h: Wake-on LAN Status | |
| | 164h: Wake-on LAN Control | |
| | 168h: Wake-on LAN Address Mask | |
| | 1FCh: SRST - SOFT RESET Register | |
| | Receive Descriptor Format | |
| | Explanation of Various Fields of Receive Descriptor | |
| 3/6 | Transmission Descriptor Format | 351 |
| | Explanation of Various Fields of Transmission Descriptor | |
| | Format of Receive Frame Buffer | |
| | Format of Transmission Frame Buffer | |
| | Reset Assert Period | |
| | | |
| | Operation and Limitation | |
| | Ethernet Payload of PPPoE | |
| | Summary of TCP/IP Accelerator Operation (IPv4) | |
| | Summary of TCP/IP Accelerator Operation (IPv4) | |
| 387 | PCI Configuration Registers | 360 |
| | List of Registers | |
| | 00h: VID- Vendor Identification Register | |
| | 02h: DID- Device Identification Register | |
| | 04h: PCICMD- PCI Command Register | |
| | 06h: PCISTS- PCI Status Register | |
| | 08h: RID- Revision Identification Register | |
| | 09h: CC- Class Code Register | |
| | 0Dh: MLT- Master Latency Timer Register | |
| | 0Eh: HEADTYP- Header Type Register | |
| 397 | 10h: MEM_BASE- MEM Base Address Register | 375 |
| 398 | 2Ch: SSVID- Subsystem Vendor ID Register | 375 |
| | 2Eh: SID- Subsystem ID Register | |
| 400 | 34h: CAP_PTR- Capabilities Pointer Register | 376 |
| 401 | 3Ch: INT_LN- Interrupt Line Register | 376 |
| | 3Dh: INT_PN- Interrupt Pin Register | |
| | 40h: SLOTINF- Slot Information Register | |
| | | |



| 404 80h: MSI_CAPID- MSI Capability ID Register | 377 |
|--|-----|
| 405 81h: MSI_NPR - MSI Next Item Pointer Register | 377 |
| 406 82h: MSI MCR - MSI Message Control Register | |
| 407 84h: MSI_MAR - MSI Message Address Register | |
| 408 88h: MSI_MD - MSI Message Data Register | |
| 409 90h: PM_CAPID - PCI Power Management Capability ID Register | |
| 410 91h: PM_NPR - PM Next Item Pointer Register | |
| 411 92h: PM_CAP - Power Management Capabilities Register | |
| | |
| 412 94h: PWR_CNTL_STS - Power Management Control/Status Register | |
| 413 00h: DMA System Address | |
| 414 04h: Block Count, Block Size | |
| 415 04h: Argument 1, 0 | |
| 416 OCh: Command Transfer Mode | |
| 417 Response Type by Parameter | |
| 418 10h: Response1, 0 | 385 |
| 419 14h: Response3, 2 | 385 |
| 420 18h: Response5, 4 | 386 |
| 421 1Ch: Response7, 6 | 386 |
| 422 20h: Buffer Data Port | |
| 423 24h: Present State1, 0 | |
| 424 28h: Wakeup Control, Block Gap Control, Power Control, Host Control | |
| 425 2Ch: Software Reset, Timeout Control, Clock Control | |
| 426 State of SDIOCLK | |
| 427 30h: Error Interrupt Status, Normal Interrupt Status | |
| | |
| 428 The Relation between Command CRC Error (bit 17) and Command Timeout Error (bit 16) | |
| 429 34h: Error Interrupt Status Enable, Normal Interrupt Status Enable | |
| 430 38h: Error Interrupt Signal Enable, Normal Interrupt Signal Enable | |
| 431 3Ch: Auto CMD12 Error Status | |
| 432 40h: Capabilities | 401 |
| 433 48h: Maximum Current Capabilities | |
| 434 Max Current for 3.3V | |
| 435 50h: Force Event for Error Status | |
| 436 54h: ADMA Error Status | |
| 437 ADMA Status When Error Occurred | 406 |
| 438 58h: ADMA System Address | |
| 439 FCh: Host Controller Version | |
| 440 100h: Bus I/F Control0 | |
| 441 104h: Bus I/F Control1 | |
| 442 1F8h: TEST Register | |
| 443 1FCh: SRST - SOFT RESET Register | |
| 444 Parameter Setup of Each Transmission | |
| 445 Descriptor Table | |
| 446 Possible Combination of Source and Destination in DMA (D10:F0) Transfer | |
| | |
| 447 Possible Combination of Source and Destination in DMA (D12:F0) Transfer | |
| 448 DMA Channel Assignment | |
| 449 PCI Configuration Registers | |
| 450 Registers Used for DMA Control | |
| 451 00h: VID- Vendor Identification Register | |
| 452 02h: DID- Device Identification Register | |
| 453 04h: PCICMD- PCI Command Register | |
| 454 06h: PCISTS- PCI Status Register | |
| 455 08h: RID- Revision Identification Register | 423 |
| 456 09h: CC- Class Code Register | 423 |
| 457 0Dh: MLT- Master Latency Timer Register | 424 |
| 458 0Eh: HEADTYP- Header Type Register | |
| /r | |



| | .4h: MEM_BASE- MEM Base Address Register | |
|-------|---|-----|
| 460 2 | Ch: SSVID- Subsystem Vendor ID Register | 425 |
| | PEh: SID- Subsystem ID Register | |
| 462 3 | 34h: CAP_PTR- Capabilities Pointer Register | 425 |
| 463 3 | Ch: INT_LN- Interrupt Line Register | 425 |
| 464 3 | BDh: INT_PN- Interrupt Pin Register D10:F0 | 426 |
| 465 3 | BDh: INT_PN- Interrupt Pin Register D12:F0 | 426 |
| 466 4 | Oh: MSI_CAPID- MSI Capability ID Register | 426 |
| | 1h: MSI_NPR- MSI Next Item Pointer Register | |
| 468 4 | P2h: MSI_MCR- MSI Message Control Register | 427 |
| | 4h: MSI_MAR- MSI Message Address Register | |
| 470 4 | 8h: MSI MD- MSI Message Data Register | 428 |
| 471 5 | 50h: PM_CAPID- PCI Power Management Capability ID Register | 428 |
| 472 5 | 51h: PM_NPR- PM Next Item Pointer Register | 428 |
| | 52h: PM_CAP- Power Management Capabilities Register | |
| 474 5 | 64h: PWR_CNTL_STS- Power Management Control/Status Register | 429 |
| | 00h: Control Register 0 (Enable/Mode/Direction Set) | |
| 476 0 | 14h: Control Register 1 (Priority Set) | 432 |
| 477 C | 98h: Control Register 2 (Interrupt Set) | 433 |
| 478 1 | Oh: Status Register 0 | 434 |
| | 4h: Status Register 1 | |
| | 20h: DMAm Inside address register | |
| | 24h: DMAm Outside Address Register | |
| | Pah: DMAm Size Register | |
| | Byte Shift Function | |
| | 28h: DMAm Size Register | |
| | Descriptor Structure | |
| | PCI Configuration Registers | |
| | ist of Registers | |
| | 10h: VID- Vendor Identification Register | |
| | 12h: DID- Device Identification Register | |
| | 94h: PCICMD- PCI Command Register | |
| | 196h: PCISTS- PCI Status Register | |
| | 18h: RID- Revision Identification Register | |
| | 19h: CC- Class Code Register | |
| | Dh: MLT- Master Latency Timer Register | |
| 494 U | DEh: HEADTYP- Header Type Register | 447 |
| | 4h: MEM_BASE- MEM Base Address Register | |
| | Ch: SSVID- Subsystem Vendor ID Register | |
| | | |
| 498 2 | PEh: SID- Subsystem ID Register | 448 |
| | | |
| | SCh: INT_LN- Interrupt Line Register | |
| | BDh: INT_PN- Interrupt Pin Register | |
| | Oh: MSI_CAPID- MSI Capability ID Register | |
| | 1h: MSI_NPR- MSI Next Item Pointer Register | |
| | P2h: MSI_MCR- MSI Message Control Register | |
| | HAH: MSI_MAR- MSI Message Address Register | |
| | 8h: MSI_MD- MSI Message Data Register | |
| | 50h: PM_CAPID- PCI Power Management Capability ID Register | |
| | 51h: PM_NPR- PM Next Item Pointer Register | |
| | 52h: PM_CAP- Power Management Capabilities Register | |
| | 54h: PWR_CNTL_STS- Power Management Control/Status Register | |
| | 90h: CANCONT- CAN Control Register | |
| | 14h: CANSTAT- CAN Status Register | |
| 513 L | ast Error Code (LEC) Details of Operation | 455 |



| | 08h: CANERRC- CAN Error Counter Register | |
|-----|--|------|
| | OCh: CANBITT- CAN Bit Timing Register | |
| 516 | 14h: CANOPT- CAN Extended Function Register | 457 |
| 517 | 18h: CANBRPE- CAN BRP Extended Register | 457 |
| 518 | IF1 and IF2 Message Interface Register Sets | 459 |
| 519 | 20h: IFmCREQ: m = 1, 2 - IFm Command Request Register | 459 |
| | 24h: IFmCMASK: m = 1, 2 - IFm Command Mask Register | |
| | 28h: IFm Mask 1 Register | |
| | 2Ch: IFm Mask 2 Register | |
| | | |
| | 30h: IFm Identifier 1 Register | |
| | 34h: IFm Identifier 2 Register | |
| | 38h: IFmMCONT: m = 1, 2 - IFm Message Control Register | |
| | 3Ch: IFmDATAA1: m = 1, 2 - IFm Data A1 Registers | |
| | 40h: IFmDATAA2: m = 1, 2 - IFm Data A2 Registers | |
| | 44h: IFmDATAB1: m = 1, 2 - IFm Data B1 Registers | |
| 529 | 48h: IFmDATAB2: m = 1, 2 - IFm Data B2 Registers | 465 |
| 530 | Structure of a Message Object in the Message RAM | 465 |
| | MSGVAL: Message Valid | |
| | UMASK: Uses Receive Mask | |
| | ID [28: 0]: Message Identifier | |
| | MSK [28: 0]: Uses Receive Mask | |
| | XTD: Extended Identifier | |
| | MXTD: Extended Identifier | |
| | DIR: Extended Identifier | |
| | MDIR: Extended Identifier | |
| | | |
| | EOB: End of Buffer | |
| | NEWDAT: New Data | |
| | MSGLST (Only valid for receive message objects with direction = receive) | |
| | RXIE: Receive Interrupt Enable | |
| | TXIE: Transmit Interrupt Enable | |
| | INTPND: Interrupt Pending | |
| | RMTEN: Remote Enable | |
| 546 | TXRQST: Transmit Request | 468 |
| 547 | DLC [3: 0]: Data Length Code | 468 |
| | 10h: CANINT - CAN Interrupt Register | |
| | 100h: CANTREQ1 - CAN Transmission Request 1 | |
| | 104h: CANTREQ2 - CAN Transmission Request 2 | |
| | 120h: CANNDATA1 - CAN New Data 1 Register | |
| | 124h: CANNDATA2 - CAN New Data 2 Register | |
| | 140h: CANIPEND1 - CAN Interrupt Pending 1 Register and CAN Interrupt Pending 2 | ., - |
| 555 | Register | 472 |
| 554 | 144h: CANIPEND2 - CAN Interrupt Pending 1 Register and CAN Interrupt Pending 2 | 1, 2 |
| | Register | 472 |
| 555 | 160h: CANMVAL1 - CAN Message Valid 1 Register and CAN Message Valid 2 Register | 172 |
| 555 | 164h: CANMVAL2 - CAN Message Valid 1 Register and CAN Message Valid 2 Register | 473 |
| | 1FCh: SRST - SOFT RESET Register | |
| | | |
| | Initialization of a Transmit Object | |
| | Initialization of a Receive Object | |
| | CAN Bit Time Parameters | |
| | PCI Configuration Registers | |
| | Register Summary Table | |
| 563 | 00h: VID- Vendor Identification Register | 507 |
| | 02h: DID- Device Identification Register | |
| | 04h: PCICMD- PCI Command Register | |
| | 06h: PCISTS- PCI Status Register | 508 |



| 567 | 08h: | RID- Revision Identification Register | 509 |
|-----|------|--|-----|
| 568 | 09h: | CC- Class Code Register | 509 |
| | | MLT- Master Latency Timer Register | |
| | | HEADTYP- Header Type Register | |
| | | MEM_BASE- MEM Base Address Register | |
| | | SSVID- Subsystem Vendor ID Register | |
| | | SID- Subsystem ID Register | |
| | | CAP_PTR- Capabilities Pointer Register | |
| | | INT_LN- Interrupt Line Register | |
| | | INT_PN- Interrupt Pin Register | |
| | | MSI_CAPID- MSI Capability ID Register | |
| | | MSI_NPR- MSI Next Item Pointer Register | |
| | | MSI_MCR- MSI Message Control Register | |
| | | MSI_MAR- MSI Message Address Register | |
| | | MSI_MD- MSI Message Data Register | |
| | | PM_CAPID- PCI Power Management Capability ID Register | |
| | | PM_NPR- PM Next Item Pointer Register | |
| 584 | 52h: | PM_CAP- Power Management Capabilities Register | 515 |
| | | PWR_CNTL_STS- Power Management Control/Status Register | |
| | | Time Sync Control Register | |
| | | Time Sync Event Register | |
| | | Addend Register | |
| | | Accumulator Register | |
| | | PPS Compare Register | |
| | | RawSystemTime_Low Register | |
| | | RawSystemTime_Low Register | |
| | | SystemTime_High Register | |
| | | | |
| | | SystemTime_High Register | |
| | | TargetTime_Low Register | |
| | | TargetTime_High Register | |
| | | ASMS_Low - Auxiliary Slave Mode Snapshot Low Register | |
| | | ASMS_High - Auxiliary Slave Mode Snapshot High Register | |
| | | AMMS_Low - Auxiliary Master Mode Snapshot Low Register | |
| | | AMMS_High - Auxiliary Master Mode Snapshot High Register | |
| | | TS_Channel_Control Register | |
| | | TS_Channel_Event Register | |
| 603 | 48h: | XMIT_Snapshot_Low Register | 524 |
| | | XMIT_Snapshot_High Register | |
| | | RECV_Snapshot Low Register | |
| | | RECV_Snapshot High Register | |
| | | SourceUUIDO_Low Register | |
| | | SourceUUIDO_High Register | |
| | | Time Sync CAN Channel Event Register | |
| | | CAN TransmitSnapshot Low Register | |
| | | CAN Transmit Snapshot High Register | |
| | | Ethernet CAN Select Register | |
| | | Station Address 1 Register | |
| | | Station Address 2 Register | |
| 615 | 78h: | Station Address 3 Register | 529 |
| | | Station Address 4 Register | |
| | | Station Address 5 Register | |
| 618 | 84h: | Station Address 6 Register | 530 |
| 619 | C0h: | System Time Low Maximum Set Enable Register | 531 |
| | | System Time Low Maximum Set Register | |
| 621 | 84h: | SOFT RESET Register | 532 |

Contents—Intel® Platform Controller Hub EG20T



| 622 PTP Frame Identification | 533 |
|---|-----|
| 623 IEEE1588 Version 1 and IEEE1588-2008 PTP Message Formats | 534 |
| 624 Message Decoding for V1 | 535 |
| 625 Message Decoding for IEEE1588-2008 (V2) | 536 |
| 626 System Time Clock Rates | 538 |
| 627 Timestamping Configurations | |
| 628 PCI Configuration Registers | |
| 629 List of Registers | |
| 630 00h: VID- Vendor Identification Register | 547 |
| 631 02h: DID- Device Identification Register | |
| 632 04h: PCICMD- PCI Command Register | |
| 633 06h: PCISTS- PCI Status Register | |
| 634 08h: RID- Revision Identification Register | |
| 635 09h: CC- Class Code Register | |
| 636 0Dh: MLT- Master Latency Timer Register | 550 |
| 637 0Eh: HEADTYP- Header Type Register | |
| 638 14h: MEM_BASE- MEM Base Address Register | |
| 639 2Ch: SSVID- Subsystem Vendor ID Register | |
| 640 2Eh: SID- Subsystem ID Register | |
| 641 34h: CAP_PTR- Capabilities Pointer Register | |
| 642 3Ch: INT_LN- Interrupt Line Register | |
| 643 3Dh: INT_PN- Interrupt Pin Register | |
| 644 40h: MSI_CAPID- MSI Capability ID Register | |
| 645 41h: MSI_NPR- MSI Next Item Pointer Register | |
| 646 42h: MSI MCR- MSI Message Control Register | |
| 647 44h: MSI_MAR- MSI Message Address Register | |
| 648 48h: MSI_MD- MSI Message Data Register | |
| | |
| 649 50h: PM_CAPID- PCI Power Management Capability ID Register | |
| 650 51h: PM_NPR- PM Next Item Pointer Register | |
| 651 52h: PM_CAP- Power Management Capabilities Register | |
| 652 54h: PWR_CNTL_STS- Power Management Control/Status Register | 222 |
| 653 00h: I2CSADR- Slave Address Register | 222 |
| 654 04h: I2CCTL- I ² C Control Register | |
| 655 I2CMD [1: 0] (bits 0-1) | |
| 656 08h: I2CSR- I ² C Status Register | |
| 657 0Ch: I2CDR- I ² C Data Register | 560 |
| 658 10h: I2CMON- I ² C Bus Monitor Register | |
| 659 14h: I2CBC- I ² C Bus Transfer Rate Setting Counter | |
| 660 I2CBC [7: 0] (bits 0-7) | 561 |
| 661 18h: I2CMOD- I ² C Mode Register | |
| 662 Selection of Data Setup Time by TSUDAT_MODE Bit | |
| 663 1Ch: I2CBUFSLV- I ² C Buffer Mode Slave Address Register | |
| 664 I2CBMSLV [15: 0] (bits 0-15) | 563 |
| 665 20h: I2CBUFSUB- I ² C Buffer Mode Subaddress Register | 564 |
| 666 24h: I2CBUFFOR - I ² C Buffer Mode Format Register | 564 |
| 667 28h: I2CBUFCTL - I ² C Buffer Mode Control Register | |
| 668 2Ch: I2CBUFMSK - I ² C Buffer Mode Interrupt Mask Register | |
| 669 30h: I2CBUFSTA - I ² C Buffer Mode Status Register | 567 |
| 670 34h: I2CBUFLEV - I ² C Buffer Mode Level Register | |
| 671 38h: I2CESRFOR - EEPROM Software Reset Mode Format Register | |
| 672 ESR [1: 0] (bits 0-1) | |
| 673 3Ch: I2CESRCTL - EEPROM Software Reset Mode Control Register | |
| 674 40h: I2CESRMSK - EEPROM Software Reset Mode Interrupt Mask Register | 570 |
| 675 44h: I2CESRSTA - EEPROM Software Reset Mode Status Register | 571 |
| 676 48h: I2CTMR - I ² C Timer Register | |

Intel® Platform Controller Hub EG20T—Contents



| 677 I2CT [15: 0] (bits 0-15) | . 572 |
|--|---|
| 678 F8h: I2CNF - I ² C Input Noise Filter Setting Register | . 572 |
| 679 NSFLCLK [1: 0] (bits 4-5) | . 573 |
| 680 FCh: SRST - SOFT RESET Register | |
| 681 List of PCI Configuration Registers | |
| 682 List of Registers | |
| 683 00h: VID – Vendor Identification Register | |
| 684 02h: DID — Device Identification Register | |
| 685 04h: PCICMD — PCI Command Register | |
| 686 06h: PCISTS — PCI Status Register | |
| 687 08h: RID — Revision Identification Register | .604 |
| 688 09h: CC — Class Code Register | |
| 689 0Dh: MLT — Master Latency Timer Register | |
| 690 0Eh: HEADTYP — Header Type Register | |
| 691 14h: MEM_BASE — MEM Base Address Register | |
| 692 2Ch: SSVID — Subsystem Vendor ID Register | |
| 693 2Eh: SSID — Subsystem ID Register | |
| 694 34h: CAP_PTR — Capabilities Pointer Register | 607 |
| 695 3Ch: INT_LN — Interrupt Line Register | |
| 696 3Dh: INT_PN — Interrupt Pin Register | |
| 697 40h: MSI_CAPID — MSI Capability ID Register | 607 607 |
| 698 41h: MSI NPR — MSI Next Item Pointer Register | |
| 699 42h: MSI_MCR — MSI Message Control Register | |
| 700 44h: MSI_MAR — MSI Message Address Register | |
| 700 44n: MSI_MD — MSI Message Data Register | |
| 702 50h: PM_CAPID — PCI Power Management Capability ID Register | |
| 702 5011. PM_CAPID — PCI Fower Management Capability 1D Register | |
| 704 52h: PM_CAP — Power Management Capabilities Register | |
| 704 5211. PM_CAP — Power Management Capabilities Register | |
| 705 3411. FWK_CNTL_313 — Power Management Control/Status Register | |
| 700 0011. IEN — Interrupt Enable Register | |
| 707 0411. ISTATOS — Interrupt Status Register | 612 |
| 709 OCh: ICLR — Interrupt Source Register | |
| | |
| 710 10h: IMASK — Interrupt Mask Register | |
| 711 14h: IMASKCLR — Interrupt Mask Clear Register | |
| 712 18h: PO — Port Output Register | |
| 71.2 1.Ch. DI Daut Innut Danistan | |
| 713 1Ch: PI — Port Input Register | |
| 714 20h: PM — Port Mode Register | . ото |
| 714 20h: PM — Port Mode Register | |
| 714 20h: PM — Port Mode Register | |
| 714 20h: PM — Port Mode Register | .617 |
| 714 20h: PM — Port Mode Register | . 617 . 617 |
| 714 20h: PM — Port Mode Register | . 617 . 617 . 618 |
| 714 20h: PM — Port Mode Register | . 617 . 617 . 618 . 618 |
| 714 20h: PM — Port Mode Register | . 617 . 617 . 618 . 618 . 626 |
| 714 20h: PM — Port Mode Register | . 617 . 617 . 618 . 618 . 626 . 627 |
| 714 20h: PM — Port Mode Register | . 617 . 617 . 618 . 618 . 626 . 627 |
| 714 20h: PM — Port Mode Register | .617 .618 .618 .626 .627 .627 |
| 714 20h: PM — Port Mode Register | .617 .618 .618 .626 .627 .627 .628 |
| 714 20h: PM — Port Mode Register | .617 .618 .618 .626 .627 .627 .628 .628 |
| 714 20h: PM — Port Mode Register 0. 715 24h: IM0 — Interrupt Mode Register 0. 716 IMRn_0-2 (n: 0-7) (bits 0-2, bits 4-6, bits 8-10, bits 12-14, bits 16-18, bits 20-22, bits 24-26, bits 28-30). 717 28h: IM1 — Interrupt Mode Register 1. 718 IMRn_0-2 (n: 8-11) (bits 0-2, bits 4-6, bits 8-10, bits 12-14. 719 3Ch: SRST — SOFT RESET Register. 720 PCI Configuration Registers. 721 List of Registers. 722 00h: VID- Vendor Identification Register. 723 02h: DID- Device Identification Register. 724 04h: PCICMD- PCI Command Register. 725 06h: PCISTS- PCI Status Register. 726 08h: RID- Revision Identification Register. | . 617 . 618 . 618 . 626 . 627 . 627 . 628 . 628 . 629 |
| 714 20h: PM — Port Mode Register | .617 .618 .618 .626 .627 .627 .628 .628 .630 |
| 714 20h: PM — Port Mode Register 0. 715 24h: IM0 — Interrupt Mode Register 0. 716 IMRn_0-2 (n: 0-7) (bits 0-2, bits 4-6, bits 8-10, bits 12-14, bits 16-18, bits 20-22, bits 24-26, bits 28-30). 717 28h: IM1 — Interrupt Mode Register 1. 718 IMRn_0-2 (n: 8-11) (bits 0-2, bits 4-6, bits 8-10, bits 12-14. 719 3Ch: SRST — SOFT RESET Register. 720 PCI Configuration Registers. 721 List of Registers. 722 00h: VID- Vendor Identification Register. 723 02h: DID- Device Identification Register. 724 04h: PCICMD- PCI Command Register. 725 06h: PCISTS- PCI Status Register. 726 08h: RID- Revision Identification Register. 727 09h: CC- Class Code Register. 728 0Dh: MLT- Master Latency Timer Register. | .617 .618 .618 .626 .627 .627 .628 .629 .630 .630 |
| 714 20h: PM — Port Mode Register | .617 .618 .618 .626 .627 .627 .628 .629 .630 .630 |

Downloaded from Arrow.com.

Contents—Intel® Platform Controller Hub EG20T



| 731 14h: MEM_BASE- MEM Base Address Register | 631 |
|--|-----|
| 732 2Ch: SSVID- Subsystem Vendor ID Register | 632 |
| 733 2Eh: SID- Subsystem ID Register | 632 |
| 734 34h: CAP_PTR- Capabilities Pointer Register | |
| 735 3Ch: INT_LN- Interrupt Line Register | 632 |
| 736 3Dh: INT_PN- Interrupt Pin Register | |
| 737 40h: MSI_CAPID- MSI Capability ID Register | |
| 738 41h: MSI_NPR- MSI Next Item Pointer Register | |
| 739 42h: MSI_MCR- MSI Message Control Register | |
| 740 44h: MSI_MAR- MSI Message Address Register | 634 |
| 741 48h: MSI_MD- MSI Message Data Register | |
| 742 50h: PM_CAPID- PCI Power Management Capability ID Register | 635 |
| 743 51h: PM_NPR- PM Next Item Pointer Register | |
| 744 52h: PM_CAP - Power Management Capabilities Register | |
| 745 54h: PWR_CNTL_STS- Power Management Control/Status Register | |
| 746 00h: THR- Transmit Buffer Register | |
| 747 00h: RBR- Receive Buffer Register | |
| 748 03h: LCR- Line Control Register | |
| 749 SP (bit 5) | |
| 750 05h: LSR- Line Status Register | |
| 751 02h: FCR- FIFO Control Register | |
| 752 02h: FCR- FIFO Control Register | |
| 753 04h: MCR- Modem Control Register | |
| 754 06h: MSR- Modem Status Register | |
| 755 02h: IIR- Interrupt Identification Register | 645 |
| 756 Priority of Interrupts | |
| 757 Interrupt Control Functions | |
| 758 01h: IER- Interrupt Enable Register | |
| 759 00h: DLL - Divisor Latch (Low) | |
| 760 01h: DLM- Divisor Latch (Middle) | |
| 761 Baud Rates Example (Reference Clock = 25 MHz) | |
| 762 Baud Rates Example (Reference Clock = 48 MHz) | |
| 763 Baud Rates Example (Reference Clock = 50 MHz) | |
| 764 Baud Rates Example (Reference Clock = 64 MHz) | |
| 765 Baud Rates Example (Reference Clock = 175 MHz) | |
| 766 Baud Rates Example (Reference Clock = 192 MHz) | 651 |
| 767 07h: SCR- Scratch Pad Register | |
| 768 0Eh: BRCSR- Baud Rate Clock Select Register | |
| 769 0Fh: SRST- SOFT RESET Register | |
| 770 PCI Configuration Registers | |
| 771 List of Registers | |
| 772 00h: VID- Vendor Identification Register | |
| 773 02h: DID- Device Identification Register | |
| 774 04h: PCICMD- PCI Command Register | |
| 775 06h: PCISTS- PCI Status Register | |
| 776 08h: RID- Revision Identification Register | |
| 777 09h: CC- Class Code Register | |
| 778 0Dh: MLT- Master Latency Timer Register | |
| 779 0Eh: HEADTYP- Header Type Register | |
| 780 14h: MEM_BASE- MEM Base Address Register | |
| 781 2Ch: SSVID- Subsystem Vendor ID Register | 66 |
| 782 2Eh: SID- Subsystem ID Register | |
| 783 34h: CAP_PTR- Capabilities Pointer Register | |
| 784 3Ch: INT_LN- Interrupt Line Register | |
| 785 3Dh: INT_PN- Interrupt Pin Register | |
| , 00 00 11 211 114 211CH UPC 1 111 NOGIOCO HILLIONI HILLI | |

Intel® Platform Controller Hub EG20T—Contents



| 786 | 40h: MSI_CAPID- MSI Capability ID Register | 668 |
|-----|--|-----|
| 787 | 41h: MSI_NPR- MSI Next Item Pointer Register | 668 |
| | 42h: MSI_MCR- MSI Message Control Register | |
| | 44h: MSI_MAR- MSI Message Address Register | |
| | 48h: MSI_MD- MSI Message Data Register | |
| 791 | 50h: PM_CAPID- PCI Power Management Capability ID Register | 670 |
| 792 | 51h: PM NPR- PM Next Item Pointer Register | 670 |
| | 52h: PM_CAP- Power Management Capabilities Register | |
| | 54h: PWR_CNTL_STS - Power Management Control/Status Register | |
| | 00h: SPI Control Register | |
| | | |
| | 04h: SPI Baud Rate Register | |
| | SPBR[9: 0] | |
| | LEAD | |
| | LAG | |
| | 08h: SPI Status Register | |
| | TFD[4:0] | |
| | RFD[4:0] | |
| | 0Ch: SPDWR - SPI Write Data Register | |
| | 10h: SPDRR - SPI Read Data Register | |
| | 18h: SSNXCR - SSN Expand Control Register | |
| | 1Ch: SRST - SOFT RESET Register | |
| | Example of Initial Settings for the Registers | |
| | List of Boundary Scan Control Register | |
| | List of Boundary Scanned Pins and Not Boundary Scanned Pins | |
| 810 | List of Instruction Registers | 701 |
| 811 | Absolute Maximum Ratings (Power) | 703 |
| 812 | Absolute Maximum Ratings (Signal) | 703 |
| 813 | Absolute Maximum Ratings (Other) | 704 |
| | Operating Condition | |
| 815 | Thermal Design Power | 705 |
| | DC Current Characteristics | |
| 817 | DC Characteristic Input Signal Association | 706 |
| | DC Input Characteristics | |
| | DC Characteristic Output Signal Association | |
| | DC Output Characteristics | |
| | PCIe Clock Input Characteristics | |
| | SATA Clock Input Characteristics | |
| | Clock Input Characteristics | |
| | Power State Definition | |
| | Power-On Timings | |
| | S0 to S5 to S0 Timings | |
| 827 | Plane_A Power-On Off Timings | 714 |
| | Power State Definition | |
| | Power-on Timings | |
| | Clock Stable Timings | |
| | | |
| 021 | Reset Timings | 710 |
| | SATA Receiver and Transmitter Characteristics | |
| | Driver Characteristics | |
| | | |
| | Clock Timing | |
| | High-Speed Data Timings | |
| | Driver Characteristics | |
| | Clock Timing | |
| | Full-Speed Data Timings | |
| NVN | Driver Characteristics | 720 |

Downloaded from Arrow.com.

Contents—Intel® Platform Controller Hub EG20T



| 841 | SDIO Default Mode | 720 |
|-----|-----------------------------|-----|
| 842 | SDIO High Speed Mode | 721 |
| 843 | SPI Master Mode | 722 |
| 844 | SPI Slave Mode | 723 |
| 845 | Standard Mode | 725 |
| 846 | Fast Mode | 725 |
| 847 | GPIO Timing | 726 |
| 848 | JTAG Timing | 727 |
| | Serial ROM IF Timing | |
| | Signal Types | |
| | Clock Signals | |
| | System Control Signals | |
| | PCI Express Signals | |
| | SATA Controller Signals | |
| | USB Host Controller Signals | |
| | USB Device Signals | |
| | Gigabit Ethernet Signals | |
| | SDIO Signals | |
| 859 | CAN Signals | 735 |
| | I2C Signals | |
| | GPIO Signals | |
| | UART Signals | |
| | SPI Signals | |
| | Serial ROM IF Signals | |
| | JTAG Signals | |
| | Power and Ground Signals | |
| | Reset State Definitions | |
| | Clock/System Signals | |
| | Function Signals | |
| | Ballout by Signal Name | |
| | Condition | |
| 872 | Thermal Characteristics | 758 |

Downloaded from Arrow.com.



Revision History

| Date | Revision | Description |
|--------------|----------|--|
| July 2012 | 009 | Added Specification Changes and Document Changes from the Specification Update revision 011. |
| January 2012 | 008 | Added Specification Changes and Document Changes from the Specification Update revision 008. |
| August 2011 | 007 | Updated bit[3] acronym in Table 38, "78h: PCIe_DCT—PCIe Drive Control Register" on page 73 Added bit[4] description in Table 147, "A4h: BIST Control Register" on page 164 Updated Figure 164, "Intel® Platform Controller Hub EG20T Package (Side View)" on page 759 |
| July 2011 | 006 | Clarified context of "Packet Write Mode" in Section 4.1. "Overview" on page 113 Reworded the note in Section 4.1.2, "Serial ROM Address Map Structure" on page 113 and changed sections 4.2.4 through 4.2.7 to Section 4.1.2.1, "Option ROM Space" on page 114 Clarified notes in Section 4.1.2.2 "Initialize Data Space" on page 114 Added link to Section 4.1.2.2, "Initialize Data Space" on page 114 Added note to Section 4.1.2.2, "Structure of Initialization of Subsystem ID or Subsystem Vendor ID" on page 115 Added Section 4.1.2.3, "Control Space" on page 116 Added link to the note for Figure 8, "Serial ROM Write Flowchart" on page 118 Updated Table 90, "00h: Status Register" on page 119 and Table 91, "04h: Serial ROM Interface Control Register" on page 120 Changed Data for Serial ROM Address 00Bh to 02h in Section 4.2.3.2, "Only MAC Address Set" on page 120 Clarified Table 92, "Clock Domains (Clock Inputs/Peripheral Clocks)" on page 123 Updated missing access type (RW) for bit[18] in Table 95, "500h: CLKCFG- Clock Configuration Register" on page 125 Added link to Section 6.0 from Section 5.5.1.2, "Internal BUS Clock of Each Function" on page 126 Updated title and bit[5] of Table 139, "00h: HBA Capabilities Register" on page 158 Added bit[4] to Table 144, "14h: Command Completion Coalescing Control" on page 162 Corrected SATA spec revision in Section 7.7.1, "Interoperability with SATA Gen1 Device" on page 206 Corrected default bits in Table 209, "54h: PWR_CNTL_STS - Power Management Control/Status Register" on page 225 Updated bit[3] of Table 329, "000h: Interrupt Status" on page 330 Corrected default bits in Table 209, "54h: PWR_CNTL_STS - Power Management Control/Status Register" on page 341 Added Section 10.5.1, "Compatibility with Intel® Ethernet Products" on page 347 Defined bit[6] set in Table 475, "00h: Control Register 0 (Enable/Mode/Direction Set)" on page 430 Corrected description for MIIM operation bit in Table 356, "Oc8h: RID—Revision Identification Register" on page 148 Table 187, "08h: RID—Revision Identifi |

Intel[®] Platform Controller Hub EG20T Datasheet 42



| Date | Revision | Description |
|--------------------------|----------|--|
| July 2011 (Continued) | 006 | Added "BAR: MEM_BASE" to "Memory-Mapped I/O Registers" headings and change sections 9.3.1.2 through 9.3.1.8 to Section 9.3.1.2.1 through Section 9.3.1.2.7 Table 3.2.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 89 Table 3.3.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 100 Table 7.2.3, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 144 Table 7.3.3, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 158 Table 8.2.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 211 Table 8.3.2, "EHCI Registers (BAR: MEM_BASE)" on page 227 Table 8.3.3, "OHCI Registers (BAR: MEM_BASE)" on page 242 Table 9.2.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 262 Table 9.3.1.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 313 Table 10.3.3, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 313 Table 10.4.3, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 370 Table 11.3.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 370 Table 11.4.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 381 Table 12.2.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 381 Table 12.3.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 419 Table 13.3.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 449 Table 13.4.4, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 458 Table 13.4.3, "Memory-Mapped Registers (Message Interface Register Sets, BAR: MEM_BASE)" on page 458 Table 13.4.4, "Memory-Mapped Registers (Message Handler Registers, BAR: MEM_BASE)" on page 458 Table 14.4.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 505 Table 15.4.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 505 Table 15.4.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 505 Table 15.4.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 505 Table 15.4.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 505 Table 15.4.2, "Memory-Mapped I/O Registers (BAR: MEM_BASE)" on page 602 Table 15.4.2, "Memory-Mapped I/O Registers (BAR |
| June 2011 | 005 | Added note to Section 4.1.2, "Serial ROM Address Map Structure" on page 113 Correct Byte Addr Offset in Section 4.1.2.2.1, "Structure of Initialization of MAC Address of Gigabit Ethernet" on page 115 and Section 4.1.2.2.2, "Structure of Initialization of Subsystem ID or Subsystem Vendor ID" on page 115 Corrected Section 4.2.1, "Operation Mode" on page 116 Added Section 9.5.2, "Hot Unplug/Plug" on page 301 Corrected Section 16.5.2, "Interrupt Setting Procedure" on page 619 Corrected Table 823, "Clock Input Characteristics" on page 711 Corrected Figure 162, "Ballout (Top View - Right Side)" on page 753 |
| February 2011 | 004 | Corrected Section 4.2.3.2, "Only MAC Address Set" on page 120 Corrected Section 4.2.3.4, "MAC Address & Subsystem ID or Subsystem Vendor ID Set" on page 121 Corrected Table 107, "Port Host Register Map" on page 145 Added new Section 7.3.3.3.9, "Test Register 2 (TESTR2)" on page 191 Added new Section 7.7, "Additional Clarifications" on page 206 Corrected Default Value in Table 710, "10h: IMASK — Interrupt Mask Register" on page 613 Updated Table 816, "DC Current Characteristics" on page 705 |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US Intel® Platform Controller Hub EG20T

A 3





| Date | Revision | Description |
|------------------|----------|--|
| January 2011 | 003 | Section 4.1.2.1, "Option ROM Space" on page 114 Section 4.1.2.2.1, "Structure of Initialization of MAC Address of Gigabit Ethernet" on page 115 Section 13.5.11.6, "Calculating the Bit Timing Parameters" on page 497 Table 750, "05h: LSR- Line Status Register" on page 639 |
| October 2010 002 | | Section 10.4.2, "Frame Buffer" on page 353 Table 491, "06h: PCISTS- PCI Status Register" on page 445 |
| September 2010 | 001 | Initial release. |





1.0 Overview

The Intel® Platform Controller Hub EG20T (also referred to as the Intel® PCH EG20T) integrates a range of common I/O blocks required in many market segments such as industrial automation, retail, gaming, and digital signage. These include SATA, USB host and device, SD/SDIO/MMC, Gigabit Ethernet MAC as well as general embedded interfaces such as CAN, IEEE* 1588, SPI, I2C, UART and GPIO. The Intel® PCH EG20T interfaces with the processor via a standard PCI Express* interface.

The Intel® PCH EG20T provides the functionality needed by operating systems such as Linux* or Microsoft Windows*. The Intel® PCH EG20T also provides functionality normally associated with handheld devices, such as support for the Secure Digital Input Output /Multi Media Card (SDIO/MMC) devices and Universal Serial Bus (USB) devices.

The Intel[®] PCH EG20T can be paired with the Intel[®] Atom[™] Processor E6xx Series, which is the Intel[®] Architecture CPU for the small form factor ultra low power embedded segments based on a new architecture partitioning. The new architecture partitioning integrates the 3D graphics engine, memory controller and other blocks with the IA CPU core.


Figure 1 shows a system block diagram of an example system pairing the $Intel^{\textcircled{R}}$ PCH EG20T with an $Intel^{\textcircled{R}}$ Atom Processor E6xx Series. Section 1.2 provides an overview of the major features of the $Intel^{\textcircled{R}}$ PCH EG20T.

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US

Intel® Platform Controller Hub EG20T
Datasheet
45



Figure 1. System Block Diagram Example





1.1 Reference Documents

| Document | Document Number / Location |
|---|--|
| PCI Express* Base Specification, Rev. 1.0a PCI Express* Base Specification, Rev. 1.1 (2.5 Gbps) PCI Express* to PCI/PCI-X Bridge Specification, Revision 1.0 PCI Power Management Specification, Revision 1.1 | http://www.pcisig.com/specifications |
| Serial ATA Specification, Rev. 2.6 | http://www.sata-io.org |
| Serial ATA Advanced Host Controller Interface (AHCI) Specification, Rev. 1.1 | http://www.intel.com/technology/serialata/ahci.htm |
| SD Host Controller Standard Specification ver. 1.0 SD Memory Card Specifications Part 1 Physical Layer Specification ver. 2.0 SDIO Card Specification ver. 1.10 | www.sdcard.org |
| MMC System Specification, ver. 4.1 | www.jedec.org |
| I ² C Bus Specification, ver 2.1 | www.nxp.com |
| Universal Serial Bus (USB) Specification, Revision 2.0 USB 1.1 specification, Release 1.0a | www.usb.org |
| USB 2.0 Enhanced Host Controller Interface Specification for Universal Serial Bus, Version 1.0 | http://www.intel.com/technology/usb/ehcispec.htm |
| CAN Specification, Version 2.0 | http://www.semiconductors.bosch.de |
| IEEE1588-2008 protocol IEEE 802.3 specification | http://standards.ieee.org/ |

1.2 Features

The Intel® PCH EG20T provides extensive I/O support:

- Peripheral Component Interconnect (PCI)-Express*
 - Fully compliant with all the required features of the PCI Express* 1.1
 (2.5 Gbps) specification. It is used to connect to the Intel[®] Atom[™] Processor E6xx Series.
 - Supports:
 - One PCI Express port with x1 link width
 - Ultra low transmit and receive latency and high accessible bandwidth
 - Polarity inversion
 - Max Transaction Layer Packet (TLP) payload size is 128 bytes.
- Universal Serial Bus (USB) Host
 - Conforms to Extended Host Controller Interface (EHCI) (1.0) and Open Host Controller Interface (OHCI) (1.0a)
 - Supports:
 - Six ports (2 USB 2.0 Hosts; 3 ports for each host)
 - Four types of data transfer: Control transfer, Bulk transfer, Interrupt transfer, and Isochronous transfer
 - Provides USB port that supports high-speed (480 Mbps), full-speed (12 MBPS), and low-speed (1.5 MBps) operations
 - Direct Memory Controller (DMA) controller is built in to the host controller
- Universal Serial Bus (USB) Device

July 2012 Intel[®] Platform Controller Hub EG20T
Order Number: 324211-009US

Intel[®] Platform Controller Hub EG20T
Datasheet
47



- Complies with USB 2.0 and USB 1.1 protocols
- Supports:
 - One port (1 USB device controller with 1 port)
 - High-speed (480 MHz), and full-speed (12 MHz) operations
 - Up to 4 IN and 4 OUT physical endpoints (EP0-3), which can be tied to different interfaces and configurations to achieve logical endpoints

Gigabit Ethernet Media Access Controller (GbE MAC)

- Conforms to IEEE802.3
- Supports:
 - Auto CRC Adding function and the CRC Check function
 - Auto Padding function and the Padding remove function
 - Collision Detect function
 - Burst Transfer function in the half-duplex mode
 - Auto Extension function in the half-duplex mode
 - Auto Transmission Stop function at pause packet reception
 - Pause Packet Transmission function
 - DMA function
- Provides Media Independent Interface (MII) interface (10/100 BASE) and Reduced Gigabit Media Independent Interface (RGMII) or Gigabit Media Independent Interface (GMII) interface (1000 BASE)
- Serial Advanced Technology Attachment (SATA)
 - Supports:
 - SATA 1.5 Gbps Generation 1 speed and 3 Gbps Generation 2 speed
 - Two ports (2 ports with 1 AHCI SATA Controller)
 - Compliant with Serial ATA Specification 2.6, and AHCI Revision 1.1 specifications
 - Provides internal DMA engine
- · Secure Digital (SD) Host Controller
 - Conforms to Secure Digital Host Controller (SDHC) speed class 6
 - Supports:
 - Two ports (2 SD host controllers; 1 port for each host)
 - DMA function
 - Secure Digital Association (SDA) standard (conforms to SD Host Controller Standard Specification ver. 1.0)
 - Supports the following specifications:
 - SD memory card: SD Memory Card Specifications Part 1 Physical Layer Specification ver. 2.0
 - SDIO card: SDIO Card Specification ver. 1.10
 - MMC: MMC System Specification ver. 4.1
 - Supports the following transfer modes:
 - SD memory card/SDIO card
 - SD bus transfer mode (1-bit/4-bit/high-speed)
 - MMC transfer mode (1-bit/4-bit/8-bit/high-speed)
 - Supports the following SD option functions:

Intel[®] Platform Controller Hub EG20T Datasheet 48

Downloaded from Arrow.com.



- Enable block stop, automatic clock stop, Auto CMD12
- Supports the following SDIO option functions:
- Suspend, resume, wake-up, read wait
- IEEE1588 block (Clock Synchronization)
 - Provides the hardware assist logic for achieving precision clock synchronization
 - Conforms with the IEEE1588-2008 standard
 - Supports:
 - IEEE1588 over Ethernet (Interface is MII, GMII or RGMII)
 - IEEE1588 over CAN
- Serial Peripheral Interface (SPI)
 - Supports:
 - Up to 5 Mbps
 - Bus-master function (includes a shared DMA)
 - Performs full-duplex data transfer
 - Operates as master mode or slave mode
 - Provides 16-stage FIFOs on the transmit side and the receive side
 - Allows:
 - Selection of 8-bit or 16-bit transfer size
 - Interrupts to be set within a range of 1 to 16 according to the number of received bytes (words) and the number of not transmitted bytes (words)
 - Selection of either LSB first or MSB first
 - Selection of the polarity and phase of the serial clock
 - Selection of synchronous clocks obtained by dividing the internal-clock (50 MHz=CLKL) by 2 and up to 2046 (1023 types)
 - Control of the interval before and after transfer
 - Detection of a mode fault error to prevent multi-master bus contention
 - Detection of a write overflow error that occurs when data is written further in the transmit FIFO full state
 - Indicates completion of transmission/reception and FIFO status with status bits
 - Generates interrupts to handle various situations such as specific states of the transmit/receive FIFOs and mode fault errors
- Controller Area Network (CAN)
 - Supports:
 - CAN Protocol version 2.0B Active
 - Bit rate up to 1 Mbit/s
 - 32 message objects
 - Priority control by each message object
 - Detection/identification of bit error, stuff error, CRC error, form error, or acknowledge error
 - Programmable loop-back mode for self-test operation
 - DAR (Disabled Automatic Retransmission) mode for time triggered CAN applications
 - No support for Bus-master function (Does not include a local DMA)
 - Each message object has its own identifier mask

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US 49



- Each message object has its own direction mask
- Each message object has its own extended mask
- Each message object has its own NewDat mask
- Provides programmable FIFO mode (concatenation of message objects)
- Inter Integrated Circuit (I²C) bus controller
 - Philips I²C Bus Specification ver 2.1 conformed controller
 - Does not support bus-master function (does not include a local DMA)
 - Supports multi-master mode
 - Supports the following data transfer modes:
 - Standard mode (100 kHz)
 - Fast mode (400 kHz)
 - Compatible with 7-bit/10-bit address
 - Stops clocks to synchronize data between master and slave
 - The I^2C processing supports both transmitter and receiver functions (data width is 16 bits).
 - The I²C transmitter supports master and slave devices
 - The I²C receiver supports master and slave devices (selected by setting)
- Universal Asynchronous Receiver-Transmitter (UART) (8-wire interface)
 - SupportsL
 - One port
 - Bus-master function (includes a shared DMA)
 - All status report functions
 - Reduced interrupts to processor because of the use of 256-byte transmit and receive FIFOs
 - Interoperable with 16550
 - Provides full-duplex buffer system
 - Provides transmit, receive, and line-state data set interrupts and independent control of FIFO
 - Modem control signals are configured with CTS (Clear To Send), RTS (Request To Send), DSR (Data Set Ready), DTR (Data Terminal Ready), RI (Ring Indicator), and DCD (Data Carrier Detect)
 - Supports the following programmable serial interface characteristics:
 - 5, 6, 7 or 8-bit per character
 - Odd parity, even parity, and no-parity generation and verification
 - 1, 1.5 or 2 stop bits
 - Supports programmable baud rate generator (max baud rate: 4 Mbps)
- Universal Asynchronous Receiver Transmitter (UART) (2-wire interface)
 - Supports:
 - Three ports
 - Bus-master function (includes a shared DMA)
 - Full-duplex buffer system
 - Reduced interrupts to MPU because of the use of 64-byte transmit and receive FIFOs
 - Programmable baud rate generator (max baud rate: 1 Mbps)
 - Interoperable with 16550



- Provides all status report functions
- Provides transmit, receive, and line-state data set interrupts and independent control of FIFO
- Supports the following programmable serial interface characteristics
 - 5,6,7 or 8-bit per character
 - Odd parity, even parity, and no-parity generation and verification
 - 1 or 1.5 or 2 stop bits

• GPIO

- 12-bit General purpose 12 GPIO ports.
- Input or output can be specified for each port.
- Interrupts can be used for all of the bits.
- Interrupt mask and interrupt mode (level/edge, positive logic/negative logic) can be set for all bits.
- GPIO0-7 correspond to WAKE-ON (GPIO8-11 does not correspond)

JTAG

- Supports Boundary SCAN mode
- Serial ROM I/F
 - Supports access to the Option ROM of each function
 - Loading of a parameter required for initialization of each function (GbE MAC and SATA AHCI initialization)
 - SPI interface

1.3 Devices and Functions

The Intel® PCH EG20T incorporates a variety of PCI functions as listed in Table 1.

Note: The Intel[®] PCH EG20T does not support function/port disabled for all the PCI functions listed in Table 1, even if the function/port is unused.

Table 1. PCI Devices and Functions (Sheet 1 of 2)

| Vendor ID | | 8086h | | | | | | | |
|------------------------|--------------|----------------|---------|------------------|-------|--------------|-----------------------------------|------|--|
| Function Name | Device No | Function No | BAR | Address Range | Bytes | Device ID | Support Device Power States | INTx | |
| PCIe* Port | - | - | - | - | - | 8800h | D0,D3hot | Α | |
| Packet Hub | D0 | F0 | [31:11] | 0h - 7FCh | 2048 | 8801h | D0,D3hot | - | |
| GbE | D0 | F1 | [31:9] | 0h - 1FCh | 512 | 8802h | D0,D3hot | Α | |
| GPIO | D0 | F2 | [31:6] | 0h - 3Ch | 64 | 8803h | D0,D3hot | Α | |
| USB Host #1 (OHCI0) | D2 | F0 | [31:8] | 0h – FCh | 256 | 8804h | D0,D3hot | В | |
| USB Host #1 (OHCI1) | D2 | F1 | [31:8] | 0h – FCh | 256 | 8805h | D0,D3hot | В | |
| USB Host #1 (OHCI2) | D2 | F2 | [31:8] | 0h – FCh | 256 | 8806h | D0,D3hot | В | |
| USB Host #1 (EHCI) | D2 | F3 | [31:8] | 0h – FCh | 256 | 8807h | D0,D3hot | В | |
| USB Device | D2 | F4 | [31:13] | 0h - 1FFCh | 8192 | 8808h | D0,D3hot | В | |
| SDIO #0 | D4 | F0 | [31:9] | 0h - 1FCh | 512 | 8809h | D0,D3hot | С | |

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 51




Table 1. PCI Devices and Functions (Sheet 2 of 2)

| Vendor ID | 8086h | | | | | | | |
|------------------------|--------------|----------------|---------|------------------|-------|--------------|-----------------------------------|------|
| Function Name | Device No | Function No | BAR | Address Range | Bytes | Device ID | Support Device Power States | INTx |
| SDIO #1 | D4 | F1 | [31:9] | 0h - 1FCh | 512 | 880Ah | D0,D3hot | С |
| SATA II | D6 | F0 | [31:10] | 0h - 3FCh | 1024 | 880Bh | D0,D3hot | D |
| USB Host #0 (OHCI0) | D8 | F0 | [31:8] | 0h – FCh | 256 | 880Ch | D0,D3hot | Α |
| USB Host #0 (OHCI1) | D8 | F1 | [31:8] | 0h – FCh | 256 | 880Dh | D0,D3hot | Α |
| USB Host #0 (OHCI2) | D8 | F2 | [31:8] | 0h – FCh | 256 | 880Eh | D0,D3hot | А |
| USB Host #0 (EHCI) | D8 | F3 | [31:8] | 0h – FCh | 256 | 880Fh | D0,D3hot | Α |
| DMA | D10 | F0 | [31:8] | 0h - FCh | 256 | 8810h | D0,D3hot | В |
| UART #0 | D10 | F1 | [31:4] | 0h – Fh | 16 | 8811h | D0,D3hot | В |
| UART #1 | D10 | F2 | [31:4] | 0h – Fh | 16 | 8812h | D0,D3hot | В |
| UART #2 | D10 | F3 | [31:4] | 0h – Fh | 16 | 8813h | D0,D3hot | В |
| UART #3 | D10 | F4 | [31:4] | 0h – Fh | 16 | 8814h | D0,D3hot | В |
| DMA | D12 | F0 | [31:8] | 0h - FCh | 256 | 8815h | D0,D3hot | С |
| SPI | D12 | F1 | [31:5] | 0h - 1Ch | 32 | 8816h | D0,D3hot | С |
| I ² C | D12 | F2 | [31:8] | 0h - FCh | 256 | 8817h | D0,D3hot | С |
| CAN | D12 | F3 | [31:9] | 0h - 1FCh | 512 | 8818h | D0,D3hot | С |
| IEEE1588 block | D12 | F4 | [31:8] | 0h - FCh | 256 | 8819h | D0,D3hot | С |

Intel[®] Platform Controller Hub EG20T Datasheet 52



Figure 2. Intel® Platform Controller Hub EG20T Internal Topology Block Diagram



§ §

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 53





Intel[®] Platform Controller Hub EG20T Datasheet 54



2.0 PCI Express* Bridge

2.1 Overview

The PCI Express* Bridge is connected with the external PCI Express pins. The connection of the PCI Express Bridge with the Packet Hub requires an internal PCI-compatible bus.

This bridge implements the following features:

- From the upstream / Root Complex (RC) side, the peripheral looks like a PCI device or a PCI function, which is connected with PCI.
- The PCI Express maximum TLP payload size is 128 bytes.
- Supports the Power management operation (L1 and L3 mode)
- Supports the Electrical Idle operation (including L0s mode)

2.2 Additional Clarification

The Request ID of Request Packet (Memory Read Request, Memory Write Request) differs from the standard PCIe/PCI Bridge specification.

Specification:

- The request ID of the packet output by the PCIe bridge is:
 - device number = 0
 - function number = 0

The Intel® PCH EG20T PCIe bridge:

- Request-ID of the packet output by the PCIe bridge is:
 - device number = requested device's device number
 - function number = requested device's function number

2.3 Register Address Map

2.3.1 PCI Configuration Registers

Table 2 lists the PCI Configuration Registers.

Table 2. PCI Configuration Registers (Sheet 1 of 2)

| Offset | Name | Symbol | Access | Initial Value |
|---------|----------------------------------|---------|---------|---------------|
| 00h-01h | Vendor Identification Register | VID | RO | 8086h |
| 02h-03h | Device Identification Register | DID | RO | 8800h |
| 04h-05h | PCI Command Register | PCICMD | RO, RW | 0000h |
| 06h-07h | PCI Status Register | PCISTS | RO, RWC | 0010h |
| 08h | Revision Identification Register | RID | RO | 01h |
| 09h-0Bh | Class Code Register | CC | RO | 060400h |
| 0Dh | Master Latency Timer Register | MLT | RO | 00h |
| 0Eh | Header Type Register | HEADTYP | RO | 01h |

[†] These registers related to Prefetchable Memory Space should be used as the initial value.

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US 55



Table 2. PCI Configuration Registers (Sheet 2 of 2)

| Offset | Name | Symbol | Access | Initial Value |
|---------|--|--------------|----------------|---------------|
| 18h | Primary Bus Number | PBN | RW | 00h |
| 19h | Secondary Bus Number | SDBN | RW | 00h |
| 1Ah | Subordinate Bus Number | SBBN | RW | 00h |
| 1Bh | Secondary latency timer | SDLT | RO | 00h |
| 1Ch | I/O Base | IOBS | RW, RO | 01h |
| 1Dh | I/O Limit | IOLMT | RW, RO | 01h |
| 1Eh-1Fh | Secondary Status | SDSTS | RWC, RO | 0000h |
| 20h-21h | Memory Base | MBS | RW, RO | 0000h |
| 22h-23h | Memory Limit | MLMT | RW, RO | 0000h |
| 24h-25h | Prefetchable Memory Base [†] | PMBS | RW, RO | 0001h |
| 26h-27h | Prefetchable Memory Limit [†] | PMLMT | RW, RO | 0001h |
| 28h-2Bh | Prefetchable Base Upper 32-bit [†] | PMUBS | RW | 00000000h |
| 2Ch-2Fh | Prefetchable Limit Upper 32-bit [†] | PMULMT | RW | 00000000h |
| 30h-31h | I/O Base upper 16-bit | IOUBS | RW | 0000h |
| 32h-33h | I/O Limit upper 16-bit | IOULMT | RW | 0000h |
| 34h-34h | Capabilities Pointer Register | CAP_PTR | RO | 40h |
| 3Ch | Interrupt Line Register | INT_LN | RW | FFh |
| 3Dh | Interrupt Pin Register | INT_PN | RO | 01h |
| 3E-3Fh | Bridge Control Register | BRG_CTL | RW,RO | 0000h |
| 40h | PCI Power Management Capability ID Register | PM_CAPID | RO | 01h |
| 41h | Next Item Pointer #1 Register | NXT_PTR1 | RO | 70h |
| 42h-43h | Power Management Capabilities Register | PM_CAP | RO | DA02h |
| 44h-45h | Power Management Control/Status Register | PWR_CNTL_STS | RO, RW, RWC | 0000h |
| 70h | PCI Express Capability ID Register | PCIe_CAPID | RO | 10h |
| 71h | PCI Express Next Item Pointer Register | PCIe_NPR | RO | 00h |
| 72h-73h | PCI Express Capabilities Register | PCIe_CP | RO | 0072h |
| 74h-77h | PCI Express Device Capabilities | PCIe_DCP | RO | 00008020h |
| 78h-79h | PCI Express Device Control | PCIe_DCT | RO, RW, RWS | 2010h |
| 7Ah-7Bh | PCI Express Device Status | PCIe_DST | RO, RWC | 0000h |
| 7Ch-7Fh | PCI Express Link Capabilities | PCIe_LCP | RO | 00033C11h |
| 80h-81h | PCI Express Link Control | PCIe_LCT | RW, RO | 0000h |
| 82h-83h | PCI Express Link Status | PCIe_LST | RWC, RO | 1011h |
| 94h-97h | PCI Express Device Capabilities 2 | PCIe_DCP2 | RO | 00000000h |
| 98h-99h | PCI Express Device Control 2 | PCIe_DCT2 | RO | 0000h |
| A0h-A1h | PCI Express Link Control 2 | PCIe_LCT2 | RW, RO | 0000h |
| A2h-A3h | PCI Express Link Status 2 | PCIe_LST2 | RO | 0000h |

[†] These registers related to Prefetchable Memory Space should be used as the initial value.

Intel[®] Platform Controller Hub EG20T Datasheet 56

July 2012 Order Number: 324211-009US



2.4 PCI Configuration Registers

This section describes the PCI Configuration Registers.

2.4.1 VID— Vendor Identification Register

Table 3. 00h: VID- Vendor Identification Register

| Size: 16-b | it | | Default: | 8086h | Power Well: Core |
|------------|---------|-------------------|--------------------|--|--------------------------------------|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 00h Offset End: 01h |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :00 | 8086h | RO | VID | Vendor ID (VID): This is a 16-bit value assigned to Intel. | |

2.4.2 DID— Device Identification Register

Table 4. 02h: DID— Device Identification Register

| Size: 16-b | Size: 16-bit | | Default: 8800h | | Power Well: Core | |
|------------|--------------|-------------------|--------------------|---|--------------------------------------|--|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 02h Offset End: 03h | |
| Bit Range | Default | Access | Acronym | Description | | |
| 15 :00 | 8800h | RO | DID | Device ID (DID): This is a 16-bit value assigned to the PCIe-Bridge PCIe-Bridge (D0:F0): 8800h | | |

2.4.3 PCICMD— PCI Command Register

Table 5. 04h: PCICMD— PCI Command Register (Sheet 1 of 2)

| Size: 16-b | Size: 16-bit | | Default | : 0000h | Power Well: Core |
|------------|--------------|-------------------|-------------|---|--------------------------------------|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 04h Offset End: 05h |
| Bit Range | Default | Access | Acronym | | Description |
| 15 :11 | 00000b | RO | | Reserved ¹ | |
| 10 | 0b | RW | ITRPDS | Interrupt Disable: 0 = Enable. The function is able to generate its interrupt to the interrupt controller. 1 = Disable. The function is not capable of generating interrupts. PCISTS.IS is not affected by the interrupt enable. | |
| 09 | 0b | RO | | ${\sf Reserved}^1$ | |
| 08 | 0b | RW | SERR | SERR# enable: Send Error message (FATAL/NON_FATAL) Enable 0 = Disable 1 = Enable Sending | |
| 07 | 0b | RO | | Reserved ¹ | |
| 06 | 0b | RW | PER | Parity Error Response: This bit is hardwired to 0. | |
| 05 :03 | 000b | RO | | Reserved ¹ | |

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 57



Table 5. 04h: PCICMD— PCI Command Register (Sheet 2 of 2)

| Size: 16-b | Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|------------|--------------|-------------------|----------------|---|--------------------------------------|--|
| Acce | ess | PCI Configuration | B:D:I | F D0:F0 | Offset Start: 04h Offset End: 05h | |
| Bit Range | Default | Access | Acronym | | Description | |
| 02 | 0b | RW | ВМЕ | Bus Master Enable (BME): This bit controls that a device serves as a bus master. 0 = Disable 1 = Enable | | |
| 01 | 0b | RW | MSE | Memory Space Enable (MSE): This bit controls access to the Memory space registers. 0 = Disable 1 = Enable accesses to the PCIe-Bridge memory-mapped registers. The Base Address register for PCIe-Bridge should be programmed before this bit is set. | | |
| 00 | 0b | RW | IOSE | I/O Space Enable (IOSE): This bit controls access to the I/O space registers. 0 = Disable 1 = Enable accesses to the PCIe-Bridge I/O registers. The Base Address register for PCIe-Bridge should be programmed before this bit is set | | |

Notes:

2.4.4 PCISTS—PCI Status Register

Table 6. 06h: PCISTS—PCI Status Register (Sheet 1 of 2)

| Size: 16-bit | | Default: 0010h | | Power Well: Core | |
|--------------|--------------------------|----------------|---------|---|--|
| Acce | Access PCI Configuration | | B:D: | F D0:F0 | Offset Start: 06h Offset End: 07h |
| Bit Range | Default | Access | Acronym | | Description |
| 15 | 0b | RWC | DPE | Detected Parity Error | |
| 14 | 0b | RWC | SSE | Signaled System Error: This bit is set when this device sends an SERR due to detecting an ERR_FATAL or ERR_NONFATAL condition. 0 = Don't send error message 1 = Send error message | |
| 13 | 0b | RWC | RMA | Received Master Abort: Primary received Unsupported Request Completion Status. 0 = De-assert 1 = Assert | |
| 12 | 0b | RWC | RTA | Received Target Abort: Primary received Abort Completion Status 0 = De-assert 1 = Assert | |
| 11 | 0b | RWC | STA | Signaled Target Abort: Primary transmitted Abort Completion Status 0 = De-assert 1 = Assert | |
| 10 :09 | 00b | RO | | Reserved ¹ | |
| 08 | 0b | RWC | MDPE | Master Data Parity Error | |
| 07 :05 | 000b | RO | | Reserved ¹ | |
| 04 | 1b | RO | CPL | Capabilities List: This bit | t indicates the presence of a capabilities list. |

Intel® Platform Controller Hub EG20T Datasheet 58

Reserved: This bit is reserved for future expansion. Only "0" is accepted as the write data to the reserved bit. When "1" is written, the operation is not guaranteed.



Table 6. 06h: PCISTS—PCI Status Register (Sheet 2 of 2)

| Size: 16-bit | | Default | : 0010h | Power Well: Core | |
|--------------|---------|-------------------|---------------------|--|--------------------------------------|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 06h Offset End: 07h |
| Bit Range | Default | Access | Acronym Description | | Description |
| 03 | 0b | RO | ITRPSTS | Interrupt Status: This bit reflects the status of the function's interrulat the input of the enable/disable logic. 0 = Interrupt is de-asserted. 1 = Interrupt is asserted. The value reported in this bit is independent of the value in the Interrubable bit. | |
| 02:00 | 000b | RO | | Reserved ¹ | |

Notes:

2.4.5 RID— Revision Identification Register

Table 7. 08h: RID— Revision Identification Register

| Size: 8-bit | | Default: 01h | | Power Well: Core | |
|-------------|---------|-------------------|--------------------|--|--------------------------------------|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 08h Offset End: 08h |
| Bit Range | Default | Access | Acronym | Description | |
| 07:00 | 01h | RO | | Revision ID : Refer to the Intel [®] Platform Controller Hub EG20T Specification Update for the value of the Revision ID Register. | |

2.4.6 CC— Class Code Register

Table 8. 09h: CC— Class Code Register

| Size: 24-bit | | | Default: 060400h | | Power Well: Core | |
|--------------|---------|-------------------|--------------------|---|--------------------------------------|--|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 09h Offset End: 0Bh | |
| Bit Range | Default | Access | Acronym | Acronym Description | | |
| 23 :16 | 06h | RO | BCC | Base Class Code (BCC): | 06h = Bridge | |
| 15 :08 | 04h | RO | SCC | Sub Class Code (SCC): 04h = PCI to PCI | | |
| 07:00 | 00h | RO | PI | Programming Interface (PI): 00h = Not categorized | | |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US

Intel® Platform Controller Hub EG20T
Datasheet
59

Reserved: This bit is reserved for future expansion. Only "0" is accepted as the write data to the reserved bit. When "1" is written, the operation is not guaranteed.



2.4.7 MLT— Master Latency Timer Register

Table 9. ODh: MLT— Master Latency Timer Register

| Size: 8-bit Default: | | : 00h | Power Well: Core | | |
|----------------------|---------|-------------------|--------------------|--|--------------------------------------|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 0Dh Offset End: 0Dh |
| Bit Range | Default | Access | Acronym | Description | |
| 07:00 | 00h | RO | | Master Latency Timer (MLT): Hardwired to 00h. The PCIe-Bridge is implemented internal to the Intel [®] PCH EG20T and not arbitrated as PCI device. | |

2.4.8 HEADTYP— Header Type Register

Table 10. 0Eh: HEADTYP— Header Type Register

| Size: 8-bit | | Default: 01h | | Power Well: Core | |
|-------------|--------------|-------------------|--------------------|---|--------------------------------------|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 0Eh Offset End: 0Eh |
| Bit Range | Default | Access | Acronym | Description | |
| 07 | 0b | RO | MFD | Multi-Function Device: 0 = Single-function device. | |
| 06 :00 | 000000 1b | RO | CONFIGLAYOUT | Configuration Layout: Hardwired to 01h, which indicates the standard PCI configuration layout. | |

2.4.9 PBN— Primary Bus Number Register

Table 11. 18h: PBN— Primary Bus Number Register

| Size: 8-bit | | Default: | 00h | Power Well: Core | |
|-------------|---------|-------------------|--------------------|--|--------------------------------------|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 18h Offset End: 18h |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 00h | RW ¹ | | Primary Bus Number (PBN) : This register is used to record the Bu Number of the logical PCI bus segment to which the primary interfact the bridge is connected. | |

Notes:

 "Primary Bus Number register" is written by "Configuration Write". The bytes written in is the "0" byte of Requester ID of the header.

Intel® Platform Controller Hub EG20T Datasheet 60



2.4.10 SDBN— Secondary Bus Number Register

Table 12. 19h: SDBN— Secondary Bus Number Register

| Size: 8-bit | | | Default: 00h | | Power Well: Core |
|--------------------------|---------|--------------------|--------------|---|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 19h Offset End: 19h | |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 00h | RW | SDBN | Secondary Bus Number (SDBN) : This register is used to record Bus Number of the PCI bus segment to which the secondary interfathe bridge is connected. | |

2.4.11 SBBN— Subordinate Bus Number Register

Table 13. 1Ah: SBBN— Subordinate Bus Number Register

| Size: 8-bit | | | Default: 00h | | Power Well: Core |
|-------------------------|---------|-------------------|--------------------|--|--------------------------------------|
| Access PCI Configuratio | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 1Ah Offset End: 1Ah |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 00h | RW | SBBN | Subordinate Bus Number (SBBN): This register is used to record to Bus Number of the highest numbered PCI bus segment, which is downstream of (or subordinate to) the bridge. | |

2.4.12 SDLT— Secondary Latency Timer Register

Table 14. 1Bh: SDLT— Secondary Latency Timer Register

| Size: 8-bit | | | Default: 00h | | Power Well: Core |
|--------------------------|---------|--------------------|--------------|--|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 1Bh Offset End: 1Bh | |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 00h | RO | SDLT | Secondary Latency Timer (SDLT): This register adheres to the definition of the Latency Timer in PCI 3.0 but, applies only to the secondary interface of a bridge. | |

2.4.13 IOBS— I/O Base Register

Table 15. 1Ch: IOBS— I/O Base Register

| Size: 8-bit | | Default: 01h | | Power Well: Core | |
|-------------|---------|-------------------|--------------------|---|--------------------------------------|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 1Ch Offset End: 1Ch |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :04 | 0h | RW | IOBS | I/O Base Register (IOBS): PCI Express bridges support I/O Space f compatibility with legacy devices that require its use. | |
| 03:00 | 1h | RO | | I/O Base Support type: 0 = 16-bit addressing support 1 = 32-bit addressing support | |

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 61



2.4.14 IOLMT— I/O Limit Register

Table 16. 1Dh: IOLMT— I/O Limit Register

| Size: 8-bit | | Default: 01h | | Power Well: Core | |
|--------------------------|---------|--------------------|--------------|---|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 1Dh Offset End: 1Dh | |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :04 | 0h | RW | | I/O Limit Register (IOLMT): PCI Express bridges support I/O Space for compatibility with legacy devices that require its use. | |
| 03:00 | 1h | RO | IOLMTSUPPORT | I/O Limit Support type: 0 = 16-bit addressing support 1 = 32-bit addressing support | |

2.4.15 SDSTS— Secondary Status Register

Table 17. 1Eh: SDSTS— Secondary Status Register (Sheet 1 of 2)

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|--------------------------|---------|--------------------|-------------|--|---|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 1Eh Offset End: 1Fh | |
| Bit Range | Default | Access | Acronym | | Description |
| 15 | 0b | RWC | DPE2 | header Function whenever | ndary Side for a Type 1 Configuration Space it receives a Poisoned TLP, regardless of the onse Enable bit in the Bridge Control register. |
| 14 | 0b | RWC | SSE2 | Received System Error: This bit is set when the Secondary Side for a Type 1 Configuration Spacheader Function receives an ERR_FATAL or ERR_NONFATAL Message. | |
| 13 | 0b | RWC | RMA2 | Received Master Abort: Primary received Unsupported Request Completion Status. 0 = Not assert 1 = Assert | |
| 12 | 0b | RWC | RTA2 | Received Target Abort: 0 = Not assert 1 = Assert | Primary received Abort Completion Status |
| 11 | 0b | RWC | STA2 | Signaled Target Abort: 0 = Not assert 1 = Assert | Primary transmitted Abort Completion Status |
| 10:09 | 00b | RO | DEVSEL_TIME | listed below. The encoding the bridge uses to assert I responding as a target in o | ing ecoding |

Intel® Platform Controller Hub EG20T Datasheet 62



Table 17. 1Eh: SDSTS— Secondary Status Register (Sheet 2 of 2)

| Size: 16-b | Size: 16-bit | | Default: | 0000h | Power Well: Core |
|----------------|--------------|-------------------|--------------------------|---|--|
| Access PCI Con | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 1Eh Offset End: 1Fh |
| Bit Range | Default | Access | Acronym | | Description |
| | | | | Master Data Parity Erro | r: |
| 08 | 0b | RWC | MDPE2 | This bit is used to report the bridge. | he detection of an uncorrectable data error by |
| | | | | a error detected on the secondary interface. rror detected on the secondary interface. | |
| 07 | 0b | RO | BACK_TO_BAC K_CAPABLE | Fast Back-to-Back Transactions Capable: This bit indicates whether or not the secondary interface of the bridge is capable of decoding fast back-to-back transactions when the transactions are from the same master but to different targets. 0 = The secondary interface is not capable of decoding fast back-to-back transactions to different targets. 1 = The secondary interface is capable of decoding fast back-to-back transaction to different targets. | |
| 06 | 0b | RO | | Reserved | |
| 05 | 0b | RO | CAP66 | 66 MHz Capable: This bit indicates whether or not the secondary interface of the bridge is capable of operating at 66 MHz in conventional PCI mode. 0 = The secondary interface is not capable of 66 MHz operation. 1 = The secondary interface is capable of 66 MHz operation. | |
| 04:00 | 0h | RO | | Reserved | |

Note: Secondary Status Register shows the Secondary Bus status.

2.4.16 MBS— Memory Base Register

Table 18. 20h: MBS— Memory Base Register

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|--------------------------|---------|--------------------|---------|---|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 20h Offset End: 21h | |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :04 | 000h | RW | 1103 | Memory Base Register (MBS): These registers are required register that define a (non-prefetchable) memory mapped I/O address range, which is used by the bridge to determine when to forward memory transactions from one interface to the other. | |
| 03:00 | 0h | RO | | Reserved | |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US

Intel® Platform Controller Hub EG20T
Datasheet
63



2.4.17 MLMT— Memory Limit Register

Table 19. 22h: MLMT— Memory Limit Register

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|--------------------------|---------|--------------------|---------|--|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 22h Offset End: 23h | |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :04 | 000h | RW | MLMT | Memory Limit Register (MLMT): These registers are required reg that define a (non-prefetchable) memory mapped I/O address rang which is used by the bridge to determine when to forward memory transactions from one interface to the other. | |
| 03 :00 | 0h | RO | | Reserved | |

2.4.18 PMBS— Prefetchable Memory Base Register

Table 20. 24h: PMBS— Prefetchable Memory Base Register

| Size: 16-bit | | Default: 0001h | | Power Well: Core | |
|--------------------------|---------|--------------------|---------|---|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 24h Offset End: 25h | |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :04 | 000h | RW | PMBS | Prefetchable Memory Base Register (PMBS): The Intel [®] PCH EG2d does not support Prefetchable Memory Device. | |
| 03:00 | 1h | RO | | Prefetchable Memory Base Support Addressing Mode 0 = 32-bit 1 = 64-bit | |

2.4.19 PMLMT— Prefetchable Memory Limit Register

Table 21. 26h: PMLMT— Prefetchable Memory Limit Register

| Size: 16-bit | | Default: 0001h | | Power Well: Core | |
|--------------------------|---------|--------------------|---------------|--|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 26h Offset End: 27h | |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :04 | 000h | RW | | Prefetchable Memory Limit Register (MLMT): The Intel® PCH EG20 does not support Prefetchable Memory Device. | |
| 03:00 | 1h | RO | I PREFETCHADD | Prefetchable Memory Limit Support Addressing Mode 0 = 32bit 1 = 64bit | |

Intel[®] Platform Controller Hub EG20T Datasheet 64



2.4.20 PMUBS— Prefetchable Memory Base Upper 32-bit Register

Table 22. 28h: PMUBS— Prefetchable Memory Base Upper 32-bit Register

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|--------------------------|---------------|--------------------|---------------------------|--|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 28h Offset End: 2Bh | |
| Bit Range | Default | Access | Acronym | Description | |
| 31 :00 | 000000 00h | RW | | Prefetchable Memory Base Upper 32-bit Register (PMUBS): Tintel® PCH EG20T does not support Prefetchable Memory Device. | |

2.4.21 PMULMT— Prefetchable Memory Limit Upper 32-bit Register

Table 23. 2Ch: PMULMT— Prefetchable Memory Limit Upper 32-bit Register

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|--------------------------|---------------|--------------------|---------------------------|---|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 2Ch Offset End: 2Fh | |
| Bit Range | Default | Access | Acronym | Description | |
| 31 :00 | 000000 00h | RW | | Prefetchable Memory Limit Upper 32-bit Register (PMULMT): TINTER PCH EG20T does not support Prefetchable Memory Device. | |

2.4.22 IOUBS— I/O Base Upper 16-bit Register

Table 24. 30h: IOUBS— I/O Base Upper 16-bit Register

| Size: 16-bit | | | Default: 0000h | | Power Well: Core |
|--------------------------|---------|-------------------|--------------------|--|--------------------------------------|
| Access PCI Configuration | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 30h Offset End: 31h |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :00 | 0000h | RW | | I/O Base Upper 16-bit Register (IOUBS): These registers are optional extensions to the I/O Base and I/O Limit registers. | |

2.4.23 IOULMT— I/O Limit Upper 16-bit Register

Table 25. 32h: IOULMT— I/O Limit Upper 16-bit Register

| Size: 16-bit | | | Default: 0000h | | Power Well: Core |
|--------------------------|---------|--------------------|----------------|---|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 32h Offset End: 33h | |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :00 | 0000h | RW | | P I/O Limit Upper 16-bit Register (IOUBS): These registers are optional extensions to the I/O Base and I/O Limit registers. | |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US

Intel® Platform Controller Hub EG20T
Datasheet
65



2.4.24 CAP_PTR— Capabilities Pointer Register

Table 26. 34h: CAP_PTR— Capabilities Pointer Register

| Size: 8-bit | Size: 8-bit | | | 40h | Power Well: Core |
|--------------------------|-------------|--------------------|---------|---|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 34h Offset End: 34h | |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 40h | RO | PTR | Pointer (PTR): This register points to the starting offset of the PCIe-Bridge capabilities ranges. | |

2.4.25 INT_LN— Interrupt Line Register

Table 27. 3Ch: INT_LN— Interrupt Line Register

| Size: 8-bit | | | Default: FFh | | Power Well: Core |
|-------------|---------|-------------------|--------------------|---|--------------------------------------|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 3Ch Offset End: 3Ch |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | FFh | RW | INT_LN | Interrupt Line (INT_LN): This data is not used by the Intel® PCH EG20T PCIe* bridge. This is a software-written value that indicates which interrupt line (vector) the interrupt is connected to. No hardware action is taken on this register. | |

2.4.26 INT_PN— Interrupt Pin Register

Table 28. 3Dh: INT_PN— Interrupt Pin Register

| Size: 8-bit | | | Default: 01h | | Power Well: Core |
|--------------------------|---------|--------------------|--------------|--------------------------------------|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 3Dh Offset End: 3Dh | |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 01h | RO | INT_PN | Interrupt Pin: INTA | |

2.4.27 BRG_CTL— Bridge Control Register

Table 29. 3Eh: BRG_CTL— Bridge Control Register (Sheet 1 of 2)

| Size: 16-bit | | | Default: 0000h | | Power Well: Core |
|-----------------|---------|-------------------|--------------------|--|---|
| Access PCI Conf | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 3Eh Offset End: 3Fh |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :12 | 0h | RO | | Reserved | |
| 11 | 0b | RO | DTSERR | Discard Timer SERR Enable Status Not applicable to PCI Express, hardwired to 0. | |
| 10 | 0b | RO | DTS | Discard Timer Status No | ot applicable to PCI Express, hardwired to 0. |

Intel[®] Platform Controller Hub EG20T Datasheet 66



Table 29. 3Eh: BRG_CTL— Bridge Control Register (Sheet 2 of 2)

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|--------------------------|---------|--------------------|--|---|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 3Eh Offset End: 3Fh | |
| Bit Range | Default | Access | Acronym | | Description |
| 09 | 0b | RO | SDT Secondary Discard Timer Not applicable to PCI Express, hard 0. | | er Not applicable to PCI Express, hardwired to |
| 08 | 0b | RO | PDT | Primary Discard Timer Not applicable to PCI Express, hardwired to 0 | |
| 07 | 0b | RO | TRANSEN | Fast Back-to-Back Trans Express, hardwired to 0. | sactions Enable Not applicable to PCI |
| 06 | 0b | RW | SBRST | Secondary Bus Reset | |
| 05 | 0b | RO | MASTERABT | Master Abort Mode Not | applicable to PCI Express, hardwired to 0. |
| 04 :02 | 000b | RO | | Reserved | |
| 01 | 0b | RW | SERREN SERR Enable | | |
| 00 | 0b | RW | PERREN | Parity Error Response Ena | ble |

Note: When writing in a register, write "0" in the Read Only bits.

2.4.28 PM_CAPID—PCI Power Management Capability ID Register

Table 30. 40h: PM_CAPID—PCI Power Management Capability ID Register

| Size: 8-bit | | | Default: 01h | | Power Well: Core |
|-------------------|---------|-------------------|--------------------|--|--------------------------------------|
| Access PCI | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 40h Offset End: 40h |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 01h | RO | PMC_ID | Power Management Capability ID: A value of 01h indicates that thi is a PCI Power Management capabilities field. | |

2.4.29 NXT_PTR1—Next Item Pointer #1 Register

Table 31. 41h: NXT_PTR1—Next Item Pointer #1 Register

| Size: 8-bit | | | Default: 70h | | Power Well: Core |
|--------------------------|---------|--------------------|--------------|--|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 41h Offset End: 41h | |
| Bit Range | Default | Access | Acronym | Description | |
| 07:00 | 70h | RO | NEXT_PV | Next Item Pointer 1 Value: Hardwired to 70h to indicate the power management registers capabilities list. | |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US

Intel® Platform Controller Hub EG20T
Datasheet
67



2.4.30 PM_CAP—Power Management Capabilities Register

Table 32. 42h: PM_CAP—Power Management Capabilities Register

| Size: 16-bit | | Default: DA02h | | Power Well: Core | |
|--------------------------|---------|--------------------|---------|--|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 42h Offset End: 43h | |
| Bit Range | Default | Access | Acronym | | Description |
| 15 :11 | 11011b | RO | PME_SUP | PME Support (PME_SUP): This 5-bit field indicates the power stat which the Function may assert PME#. For all states, the PCIe-Bridge not capable of generating PME#. Software should never need to mo this field. PME notification is supported in the respective PME state (D1, D3hot, D3cold). | |
| 10 | 0b | RO | D2_SUP | D2 Support (D2_SUP). D2 State is not supported | |
| 09 | 1b | RO | D1_SUP | D1 Support (D1_SUP). D1 State is supported | |
| 08 :06 | 000b | R0 | AUX_CUR | Auxiliary Current (AUX_D3cold state. | _CUR): This function does not support the |
| 05 | 0b | RO | DSI | | ation (DSI): The Intel $^{\textcircled{\$}}$ PCH EG20T reports 0, specific initialization is required. |
| 04 | 0b | RO | | Reserved | |
| 03 | 0b | RO | PME_CLK | PME Clock (PME_CLK): The Intel® PCH EG20T reports 0, indicating that no PCI clock is required to generate PME#. | |
| 02 :00 | 010b | RO | VER | Version (VER): The Intel complies with the PCI Pow | [®] PCH EG20T reports 010b, indicating that it er Management Specification Revision 1.1 |

2.4.31 PWR_CNTL_STS—Power Management Control/Status Register

Table 33. 44h: PWR_CNTL_STS—Power Management Control/Status Register (Sheet 1 of 2)

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|--------------|-------------|-------------------|--------------------|--|--|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 44h Offset End: 45h |
| Bit Range | Default | Access | Acronym | | Description |
| 15 | 0b | RWC | STS | PME Status (STS): Indicates if a previously enabled PME event occurred or not. | |
| 14 :13 | 00b | RO | DSCA | Data Scale (DSCA): Hard associated Data register. | lwired to 00b indicating it does not support the |
| 12 :09 | 0h | RO | DSEL | Data Select (DSEL): Har the associated Data regist | dwired to 0000b indicating it does not support er. |
| 08 | 0b | RW | ENB | PME Enable: A value of 1 indicates that the device is enabled to generate PME. | |
| 07 :02 | 000000 b | RO | | Reserved | |

Intel[®] Platform Controller Hub EG20T Datasheet 68



Table 33. 44h: PWR_CNTL_STS—Power Management Control/Status Register (Sheet 2 of 2)

| Size: 16-bit | | | Default: 0000h | | Power Well: Core | |
|--------------|---------|-------------------|--------------------|--|--------------------------------------|--|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 44h Offset End: 45h | |
| Bit Range | Default | Access | Acronym | | Description | |
| 01:00 | 00b | RW | | Power State: This 2-bit field is used both to determine the currer power state of PCIe-Bridge function and to set a new power state. definition of the field values are: 00 = D0 state 01 = D1 state 11 = D3hot state If software attempts to write a value of 10b or 01b in to this field, write operation must complete normally; however, the data is disc and no state change occurs. When in the D3hot state, the Intel [®] FEG20T must not accept accesses to the PCIe-Bridge memory rangithe configuration space must still be accessible. When software changes this value from the D3hot state to the D0 an internal warm (soft) reset is generated, and software must re-in the Function. | | |

2.4.32 PCIe_CAPID—PCIe Capability ID Register

Table 34. 70h: PCIe_CAPID—PCIe Capability ID Register

| Size: 8-bit | | | Default: | 10h Power Well: Core | |
|-------------|---------|-------------------|----------|--|--|
| Access | | PCI Configuration | B:D:F | D0:F0 Offset Start: 70h Offset End: 70h | |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 10h | RO | PMC_ID | PCI express Capability ID: A value of 10h indicates that the identifies the PCI express Capability register set. | |

2.4.33 PCIe_NPR-PCIe Next Item Pointer Register

Table 35. 71h: PCIe_NPR-PCIe Next Item Pointer Register

| Size: 8-bit | | | Default: 00h | | Power Well: Core |
|-------------|---------|-------------------|--------------------|--|--------------------------------------|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 71h Offset End: 71h |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 00h | RO | NEXT_P1V | Next Item Pointer Value: Hardwired to 00h to indicate that PCI express Capability is the last in the capabilities list. | |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US

Intel® Platform Controller Hub EG20T
Datasheet
69



2.4.34 PCIe_CP—PCIe Capabilities Register

Table 36. 72h: PCIe_CP—PCIe Capabilities Register

| Size: 16-bit | | | Default: 0072h | | Power Well: Core |
|--------------|---------|-------------------|--------------------|--|--------------------------------------|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 72h Offset End: 73h |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :14 | 00b | RO | Reserved | Reserved | |
| 13:09 | 00h | RO | INT_MSG_NUM | Interrupt Message Number : This field indicates the MSI/MSI-X vector that is used for the interrupt message generated in association with any of the status bits of this Capability structure. | |
| 08 | 0b | RO | SLOT | Slot Implemented: When set, this bit indicates that the PCI Express Link associated with this Port is connected to a slot (as compared to being connected to an integrated component or being disabled). This field is valid for the following PCI Express Device/Port Types: Root Port of PCI Express Root Complex Downstream Port of PCI Express Switch | |
| 07 :04 | 0111b | RO | DEV_PORT | Device Port Type: Indicates the specific type of this PCI Express Function. Note that different functions in a multi-function device can generally be of differen types. Defined encodings are: 0000b PCI Express Endpoint 0001b Legacy PCI Express Endpoint 0100b Root Port of PCI Express Root Complex† 0101b Upstream Port of PCI Express Switch† 0110b Downstream Port of PCI Express Switch† 0111b PCI Express to PCI/PCI-X Bridge† 1000b PCI/PCI-X to PCI Express Bridge† 1001b Root Complex Integrated Endpoint 1010b Root Complex Event Collector | |
| 03:00 | 0010b | RO | CAP_VER | Capability Version: Indicates the version number of the PCI-SIG defined PCI Express Capability structure. | |

2.4.35 PCIe_DCP—PCIe Device Capabilities Register

Table 37. 74h: PCIe_CP—PCIe Capabilities Register (Sheet 1 of 4)

| Size: 32-bit | | | Default: 00008020h | | Power Well: Core | |
|--------------|---------|-------------------|---------------------------|--|--------------------------------------|--|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 74h Offset End: 77h | |
| Bit Range | Default | Access | Acronym | ym Description | | |
| 31 :29 | 000b | RO | | Reserved | | |
| 28 | 0b | RO | FUNCTIONRST | Function Level Reset Capability: A value of 1b indicates the Function supports the optional Function Level Reset mechanism. This field applies to Endpoints only. For all other Function types this bit must be hardwired to 0b | | |

Intel® Platform Controller Hub EG20T Datasheet 70



Table 37. 74h: PCIe_CP—PCIe Capabilities Register (Sheet 2 of 4)

| Size: 32-bit | | | Default: 00008020h | | Power Well: Core | |
|--------------|---------|-------------------|---------------------------|--|--------------------------------------|--|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 74h Offset End: 77h | |
| Bit Range | Default | Access | Acronym | | Description | |
| 27 :26 | 00b | RO | SLOTPOWER- SCALE | Captured Slot Power Limit: Scale (Upstream Ports only): Specifies the scale used for the Slot Power Limit Value. Range of Values: 00b = 1.0x 01b = 0.1x 10b = 0.01x 11b = 0.001x This value is set by the Set_Slot_Power_Limit Message or hardwired to 00b (see Section 6.9). The default value is 00b. | | |
| 25 :18 | 00h | RO | SLOTPOWER- VALUE | Captured Slot Power Limit Value (Up-stream Ports only): In combination with the Slot Power Limit Scale value, specifies the upper limit on power supplied by slot. Power limit (in Watts) calculated by multiplying the value in this field by the value in the Slot Power Limit Scale field. This value is set by the Set_Slot_Power_Limit Message or hardwired to 00h. The default value is 00h. | | |
| 17 :16 | 00b | RO | | Reserved | | |
| 15 | 1b | RO | ROLE_ERR | Role-Based Error Reporting: When set, this bit indicates that the Function implements the functionality originally defined in the Error Reporting ECN for PCI Express Base Specification, Revision 1.0a, and later incorporated into PCI Express Base Specification, Revision 1.1. This bit must be set by all Functions conforming to the ECN, PCI Express Base Specification, Revision 1.1., or subsequent PCI Express Base Specification revisions. | | |
| 14 :12 | 000b | RO | | The value read from this bit is undefined. | | |
| 11:09 | 000Ь | RO | L1LATENCY | Endpoint L1 Acceptable Latency – This field indicates the acceptable latency that an Endpoint can withstand due to the transition from L1 state to the L0 state. It is essentially an indirect measure of the Endpoint's internal buffering. Power management software uses the reported L1 Acceptable Latency number to compare against the L1 Exit Latencies reported (see below) by all components comprising the data path from this Endpoint to the Root Complex Root Port to determine whether ASPM L1 entry can be used with no loss of performance. Defined encodings are: 000b Maximum of 1 μs 001b Maximum of 2 μs 010b Maximum of 4 μs 011b Maximum of 8 μs 100b Maximum of 16 μs 101b Maximum of 32 μs 110b Maximum of 64 μs 111b No limit For Functions other than Endpoints, this field is Reserved and must be hardwired to 000b. | | |

July 2012
Order Number: 324211-009US

Intel® Platform Controller Hub EG20T
Datasheet
71



Table 37. 74h: PCIe_CP—PCIe Capabilities Register (Sheet 3 of 4)

| Size: 32-bit | | | Default: 00008020h | | Power Well: Core |
|--------------|---------|-------------------|---------------------------|--|--------------------------------------|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 74h Offset End: 77h |
| Bit Range | Default | Access | Acronym | | Description |
| 08 :06 | 000Ь | RO | LOLATENCY | Endpoint LOs Acceptable Latency: This field indicates the acceptable total latency that an Endpoint can withstand due to the transition from LOs state to the LO state. It is essentially an indirect measure of the Endpoint's internal buffering. Power management software uses the reported LOs Acceptable Latency number to compare against the LOs exit latencies reported by all components comprising the data path from this Endpoint to the Root Complex Root Port to determine whether ASPM LOs entry can be used with no loss of performance. Defined encodings are: 000b Maximum of 64 ns 001b Maximum of 128 ns 010b Maximum of 512 ns 100b Maximum of 512 ns 100b Maximum of 2 μ s 110b Maximum of 4 μ s 111b No limit For Functions other than Endpoints, this field is Reserved and must be hardwired to 000b. | |
| 05 | 1b | RO | EXT_TAG | Extended Tag Field Supported: This bit indicates the maximum supported size of the Tag field as a Requester. Defined encodings are: 0b 5-bit Tag field supported 1b 8-bit Tag field supported Note: 8-bit Tag field generation must be enabled by the Extended Tag Field Enable bit in the Device Control register | |
| 04:03 | 00b | RO | PFS | Phantom Functions Supported: This field indicates the support for use of unclaimed Function Numbers to extend the number of outstanding transactions allowed by logically combining unclaimed Function Numbers (called Phantom Functions) with the Tag identifier. This field indicates the number of most significant bits of the Function Number portion of Requester ID that are logically combined with the Tag identifier. Defined encodings are: Obb No Function Number bits are used for Phantom Functions. Multi-Function devices are permitted to implement up to 8 independent Functions. Obb The most significant bit of the Function number in Requester ID is used for Phantom Functions; a multi-Function device is permitted to implement Functions 0-3. Functions 0, 1, 2, and 3 are permitted to use Function Numbers 4, 5, 6, and 7 respectively as Phantom Functions. 10b The two most significant bits of Function Number in Requester ID are used for Phantom Functions; a multi-Function device is permitted to implement Functions 0-1. Function 0 is permitted to use Function Numbers 2, 4, and 6 for Phantom Functions. Function 1 is permitted to use Function Numbers 3, 5, and 7 as Phantom Functions. 11b All 3 bits of Function Number in Requester ID used for Phantom Functions. The device must have a single Function 0 that is permitted to use all other Function Numbers as Phantom Functions. Note: Phantom Function support for the Function must be enabled by the Phantom Function is permitted to use the Function Number | |

Intel[®] Platform Controller Hub EG20T Datasheet 72

Downloaded from Arrow.com.



Table 37. 74h: PCIe_CP—PCIe Capabilities Register (Sheet 4 of 4)

| Size: 32-bit | | Default: | 00008020h | Power Well: Core | |
|--------------------------|---------|----------|-------------|--|---|
| Access PCI Configuration | | B:D:F | : D0:F0 | Offset Start: 74h Offset End: 77h | |
| Bit Range | Default | Access | Acronym | | Description |
| 02:00 | 000b | RO | PAYLOADSIZE | payload size that the Fund Defined encodings are: 000b 128 bytes max paylo 001b 256 bytes max paylo 010b 512 bytes max paylo 011b 1024 bytes max pay 100b 2048 bytes max pay 101b 4096 bytes max pay 110b Reserved | pad size pad size pad size load size load size load size |

2.4.36 PCIe_DCT—PCIe Device Control Register

Table 38. 78h: PCIe_DCT—PCIe Drive Control Register (Sheet 1 of 3)

| Size: 16-b | Size: 16-bit | | Default: 2010h | | Power Well: Core |
|------------|--------------|-------------------|--------------------|---|---|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 78h Offset End: 79h |
| Bit Range | Default | Access | Acronym | | Description |
| 15 | 0b | RW | CONFIG_RTY_E | Bridge Configuration Retry Enable: When set, this bit enables PCI Express to PCI/PCI-X bridges to return Configuration Request Retry Status (CRS) in response to Configuration Requests that target devices below the bridge. Refer to the <i>PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0</i> for further details. Default value of this bit is 0b. | |
| 14:12 | 010b | RW | MRRS | size for the Function as a Read Requests with size e this field are: 000b 128 bytes maximum 001b 256 bytes maximum 01b 512 bytes maximum 10b 2048 bytes maximum 101b 4096 bytes maximum 110b Reserved Functions that do not gene functions | Read Request size Perate Read Requests larger than 128 bytes and reate Read Requests on their own behalf are his field as Read Only (RO) with a value of 000b. |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US

Intel® Platform Controller Hub EG20T
Datasheet
73



Table 38. 78h: PCIe_DCT—PCIe Drive Control Register (Sheet 2 of 3)

| Size: 16-b | it | | Default: | 2010h | Power Well: Core |
|------------|---------|----------------------------|-------------------|--|--|
| Acce | ess | PCI Configuration | B:D:F | : D0:F0 | Offset Start: 78h Offset End: 79h |
| Bit Range | Default | Access | Acronym | | Description |
| 11 | 0b | RO | SNOOP | Enable No Snoop: If this bit is set, the Function is permitted to set the No Snoop bit in the Requester Attributes of transactions it initiates that do not require hardware enforced cache coherency. Note that setting this bit to 1b should not cause a Function to set the No Snoop attribute on al transactions that it initiates. Even when this bit is set, a Function is only permitted to set the No Snoop attribute on a transaction when it can guarantee that the address of the transaction is not stored in any cache in the system. This bit is permitted to be hardwired to 0b if a Function would never set the No Snoop attribute in transactions it initiates. Default value of this bit is 0b. | |
| 10 | Оb | RWS (Sticky Read-Write) | PM_ENB | Auxiliary (AUX) Power PM Enable: Setting this bit enables a Function to draw AUX power independent of PME AUX power. Functions that require AUX power on legacy operating systems should continue to indicate PME AUX power requirements. AUX power is allocated as requested in the AUX_Current field of the Power Management Capabilitivegister (PMC), independent of the PME_En bit in the Power Manageme Control/Status register. For multi-Function devices, a component is allowed to draw AUX power if at least one of the Functions has this bit set. Note: Functions that consume AUX power must preserve the value of this sticky register when AUX power is available. In such Functions, this register value is not modified by Conventional Reset. | |
| | | | | · | ement this capability hardwire this bit to 0b. |
| 09 | 0b | RW | PHANTOM_EN | use unclaimed Functions a outstanding transaction id- allowed to use Phantom Fu | ement this capability hardwire this bit to 0b. |
| 08 | 0b | RW | EXT_TAG_FIEL D | use an 8-bit Tag field as a restricted to a 5-bit Tag field Functions that do not impl | ement this capability hardwire this bit to 0b. |
| 07 :05 | 000Ь | RW | PAYLOD_SIZE | Default value of this bit is 0b. Max_Payload_Size: This field sets maximum TLP payload size for the Function. As a Receiver, the Function must handle TLPs as large as the set value. As a Transmitter, the Function must not generate TLPs exceeding the set value. Permissible values that can be programmed are indicated by the Max_Payload_Size Supported in the Device Capabilities register. Defined encodings for this field are: 000b 128 bytes max payload size 001b 256 bytes max payload size 010b 512 bytes max payload size 010b 1024 bytes max payload size 101b 4096 bytes max payload size 101b 4096 bytes max payload size 110b Reserved Functions that support only the 128-byte max payload size are permitted to hardwire this field to 000b. System software is not required to program the same value for this field for all the Functions of a multi-Function device. Default value of this field is 000b. | |

Intel[®] Platform Controller Hub EG20T Datasheet 74



Table 38. 78h: PCIe_DCT—PCIe Drive Control Register (Sheet 3 of 3)

| Size: 16-bit | | Default: 2010h | | Power Well: Core | |
|--------------|---------|-------------------|---------|--|--|
| Acce | ess | PCI Configuration | B:D:I | F D0:F0 | Offset Start: 78h Offset End: 79h |
| Bit Range | Default | Access | Acronym | | Description |
| 04 | 1b | RW | ERO | set the Relaxed Ordering I initiates that do not requir A Function is permitted to | hardwire this bit to 0b if it never sets the in transactions it initiates as a Requester. |
| 03 | 0b | RW | URREN | Unsupported Request Reporting Enable: This bit, in conjunction wit other bits, controls the signaling of Unsupported Requests by sending Error Messages. For a multi-Function device, this bit controls error reporting for each Function. A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b. Default value of this bit is 0b. | |
| 02 | Ob | RW | FEREN | controls sending ERR_FAT, bit controls error reporting the respective Function. For a Root Port, the report external ERR_FATAL Mess: A Root Complex Integrate | d Endpoint that is not associated with a Root spermitted to hardwire this bit to 0b. |
| 01 | 0b | RW | NFEREN | Non-Fatal Error Reporting Enable: This bit, in conjunction with other bits, controls sending ERR_NONFATAL Messages. For a multi-Function device, this bit controls error reporting for each Function from point-of-view of the respective Function. For a Root Port, the reporting of Non-fatal errors is internal to the root. No external ERR_NONFATAL Message is generated. A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b. Default value of this bit is 0b. | |
| 00 | 0b | RW | CEREN | other bits, controls sendin device, this bit controls er of-view of the respective F For a Root Port, the report No external ERR_COR Mes A Root Complex Integrate | ing of correctable errors is internal to the root. sage is generated. d Endpoint that is not associated with a Root spermitted to hardwire this bit to 0b. |

2.4.37 PCIe_DST—PCIe Device Status Register

Table 39. 7Ah: PCIe_DST—PCIe Device Status Register (Sheet 1 of 2)

| Size: 16-b | Size: 16-bit | | | 0000h | Power Well: Core |
|--------------------------|--------------|--------------------|---------|--------------------------------------|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 7Ah Offset End: 7Bh | |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :06 | 000h | RO | | Reserved | |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US Intel® Platform Controller Hub EG20T

Order Number: 324211-009US



Table 39. 7Ah: PCIe_DST—PCIe Device Status Register (Sheet 2 of 2)

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|--------------|---------|-------------------|--------------------|--|--|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 7Ah Offset End: 7Bh |
| Bit Range | Default | Access | Acronym | | Description |
| 05 | Ob | RO | TRANSPENDIN G | Transactions Pending: When set, this bit indicates that a Port has issued Non-Posted Requests on its own behalf (using the Requester ID of the Port), which have not been completed. The Port reports this bit cleared only when all such outstanding Non-Posted Requests have completed or have been terminated by the Completion Timeout mechanism. Note that Root and Switch Ports implementing only the functionality required by this document do not issue Non-Posted Requests on their own behalf, and therefore are not subject to this case Root and Switch Ports that do not issue Non-Posted Requests on their own behalf hardwire this bit to 0b. | |
| 04 | 0b | RO | APD | AUX Power Detected: F as set if AUX power is dete | unctions that require AUX power report this bit ected by the Function. |
| 03 | 0b | RWC | URD | received an Unsupported F regardless of whether erro Control register. For a mul | etected: This bit indicates that the Function Request. Errors are logged in this register or reporting is enabled or not in the Device ti-Function device, each Function indicates ed by the respective Function. 0b. |
| 02 | 0b | RWC | FED | Errors are logged in this re enabled or not in the Devic each Function indicates sta Function. For Functions supporting A | is bit indicates status of Fatal errors detected. egister regardless of whether error reporting is the Control register. For a multi-Function device, atus of errors as perceived by the respective advanced Error Handling, errors are logged in the settings of the Uncorrectable Error Mask Ob. |
| 01 | Ob | RWC | NFED | Non-Fatal Error Detected: This bit indicates status of Nonfatal errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. For a multi-Function device, each Function indicates status of errors as perceived by the respective Function. For Functions supporting Advanced Error Handling, errors are logged in this register regardless of the settings of the Uncorrectable Error Mask register. Default value of this bit is 0b. | |
| 00 | 0b | RWC | CRD | Correctable Error Detected: This bit indicates status of correctable errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. For a multi-Function device, each Function indicates status of errors as perceived by the respective Function. For Functions supporting Advanced Error Handling, errors are logged in this register regardless of the settings of the Correctable Error Mask register. Default value of this bit is 0b. | |

2.4.38 PCIe_LCP—PCIe Link Capabilities Register

Table 40. 7Ch: PCIe_LCP—PCIe Link Capabilities Register (Sheet 1 of 3)

| Size: 32-bit | | | Default: 00033C11h | | Power Well: Core |
|----------------|---------|-------------------|--------------------|--|--------------------------------------|
| Access PCI Con | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 7Ch Offset End: 7Fh |
| Bit Range | Default | Access | Acronym | Description | |
| 31 :24 | 00h | RO | PN | Port Number: This field indicates the PCI Express Port number for the given PCI Express Link. | |
| 23 :22 | 00b | RO | | Reserved | |

Intel® Platform Controller Hub EG20T Datasheet 76



Table 40. 7Ch: PCIe_LCP—PCIe Link Capabilities Register (Sheet 2 of 3)

| Size: 32-b | it | | Default: | 00033C11h | Power Well: Core |
|-------------------|---------|-------------------|-------------|---|--|
| Acce | ess | PCI Configuration | B:D:F | D0:F0 | Offset Start: 7Ch Offset End: 7Fh |
| Bit Range | Default | Access | Acronym | | Description |
| 21 | 0b | RO | LBNC | and is reserved for Endpoi Upstream Ports of Switche | ement the Link Bandwidth Notification |
| 20 | 0b | RO | DLL_ACT | | tive Reporting Capable: emponents that do not support this optional hardwired to 0b. |
| 19 | 0b | RO | DOWNERR_CAP | Surprise Down Error Re components that do not su hardwired to 0b. | porting Capable: For Upstream Ports and upport this optional capability, this bit must be |
| 18 | 0b | RO | СРМ | bit indicates that the comp clock(s) via the "clock reqi in the L1 and L2/L3 Ready component does not have not be removed in these L | e only in form factors that support "clock |
| 17 :15 | 110b | RO | L1_LATENCY | L1 Exit Latency: This field indicates the L1 exit latency for the given PCI Express Link. The value reported indicates the length of time this Por requires to complete transition from L1 to L0. Defined encodings are: 000b Less than 1μs 001b 1 μs to less than 2 μs 010b 2 μs to less than 4 μs 011b 4 μs to less than 16 μs 100b 8 μs to less than 16 μs 101b 16 μs to less than 32 μs 110b 32 μs-64 μs 111b More than 64 μs Note: Exit latencies may be influenced by PCI Express reference clock configuration depending upon whether a component uses a | |
| 14:12 | 011b | RO | L0_LATENCY | PCI Express Link. The valurequires to complete trans Defined encodings are: 000b Less than 64 µs 001b 64 µs to less than 12 010b 128 µs to less than 2 011b 256 µs to less than 1 100b 512 µs to less than 1 101b 1 µs to less than 2 µs 110b 2 µs-4 µs 111b More than 4 µs **Note:** Exit latencies may configuration depressions. | 28 μs 256 μs 512 μs I μs |

July 2012
Order Number: 324211-009US

Intel® Platform Controller Hub EG20T
Datasheet
77



Table 40. 7Ch: PCIe_LCP—PCIe Link Capabilities Register (Sheet 3 of 3)

| Size: 32-bit | | Default: 00033C11h | | Power Well: Core | |
|--------------|---------|--------------------|-----------|--|--------------------------------------|
| Acce | ess | PCI Configuration | B:D: | F D0:F0 | Offset Start: 7Ch Offset End: 7Fh |
| Bit Range | Default | Access | Acronym | | Description |
| 11:10 | 11b | RO | ASPM | Active State Power Management (ASPM) Support: This field indicates the level of ASPM supported on the given PCI Express Link. Defined encodings are: 00b Reserved 01b L0s Entry Supported 10b Reserved 11b L0s and L1 Supported Multi-Function devices must report the same value in this field for all Functions. | |
| 09:04 | 01h | RO | MLW | Functions. Maximum Link Width: This field indicates the maximum Link width (xN – corresponding to N Lanes) implemented by the component. This value is permitted to exceed the number of Lanes routed to the slot (Downstream Port), adapter connector (Upstream Port), or in the case of component-to-component connections, the actual wired connection width. Defined encodings are: 000000b Reserved 000001b x1 000010b x2 000100b x4 001100b x8 001100b x12 010000b x12 010000b x32 Multi-Function devices must report the same value in this field for all | |
| 03 :00 | 1h | RO | LINKSPEED | Functions. Supported Link Speeds: This field indicates the supported Link speed(s) of the associated Port. Defined encodings are: 0001b 2.5 GT/s Link speed supported 0010b 5.0 GT/s and 2.5 GT/s Link speeds supported All other encodings are reserved. Multi-Function devices must report the same value in this field for all Functions. | |

2.4.39 PCIe_LCT—PCIe Link Control Register

Table 41. 81h: PCIe_LCT—PCIe Link Control Register (Sheet 1 of 3)

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|--------------|--------------------------------------|----------------|---------------------|---|-------------|
| Acce | Access PCI Configuration B:D:F D0:F0 | | D0:F0 | Offset Start: 80h Offset End: 81h | |
| Bit Range | Default | Access | Acronym Description | | Description |
| 15 :12 | 0h | RO | PN | Reserved. | |
| 11 | 0b | RO | LABIE | Link Autonomous Bandwidth Interrupt Enable – When set, this bit enables the generation of an interrupt to indicate that the Link Autonomous Bandwidth Status bit has been set. This bit is not applicable and is reserved for Endpoints, PCI Express-to-PCI/PCI-X bridges, and Upstream Ports of Switches. | |

Intel® Platform Controller Hub EG20T Datasheet 78

Downloaded from Arrow.com.



Table 41. 81h: PCIe_LCT—PCIe Link Control Register (Sheet 2 of 3)

| Size: 16-bit | | Default | :: 0000h | Power Well: Core | |
|--------------|---------|-------------------|----------|--|---|
| Acce | ess | PCI Configuration | B:D: | F D0:F0 | Offset Start: 80h Offset End: 81h |
| Bit Range | Default | Access | Acronym | | Description |
| 10 | 0b | RO | LBMIE | enables the generation of a Management Status bit ha | nd is reserved for Endpoints, PCI Express-to- |
| 09 | 0b | RO | HDWDIS | hardware from changing t | Width Disable: When set, this bit disables he Link width for reasons other than sliable Link operation by reducing Link width. to 0 |
| 08 | 0b | RW | ENBPM | Enable Clock Power Management: Applicable only for Upstream P and with form factors that support a "Clock Request" (CLKREQ#) mechanism, this bit operates as follows: Ob Clock power management is disabled and device must hold CLKRE signal low. 1b When this bit is set, the device is permitted to useCLKREQ# signal power manage Link clock according to protocol defined in appropriate form factor specification. | |
| 07 | 0b | RW | EXTS | Extended Synch: When set, this bit forces the transmission of additional Ordered Sets when exiting the L0s state and when in the Recovery state. This mode provides external devices (for example, logic analyzers) monitoring the Link time to achieve bit and Symbol lock before the Link enters the L0 state and resumes communication. Default value for this bit is 0b. | |
| 06 | ОЬ | RW | CCCNF | Common Clock Configuration: When set, this bit indicates that this component and the component at the opposite end of this Link are operating with a distributed common reference clock. A value of 0b indicates that this component and the component at the opposite end of this Link are operating with asynchronous reference clock. Components utilize this common clock configuration information to report the correct L0s and L1 Exit Latencies. After changing the value in this bin both components on a Link, software must trigger the Link to retrain by writing a 1b to the Retrain Link bit of the Downstream Port. | |
| 05 | Ob | RW | LRET | Default value of this bit is 0b. Retrain Link: A write of 1b to this bit initiates Link retraining by directing the Physical Layer LTSSM to the Recovery state. If the LTSSM is already in Recovery or Configuration, re-entering Recovery is permitted but not required. Reads of this bit always return 0b. It is permitted to write 1b to this bit while simultaneously writing modified values to other fields in this register. If the LTSSM is not already in Recovery or Configuration, the resulting Link training must use the modified values. If the LTSSM is already in Recovery or Configuration, the modified values are not required to affect the Link training that is already in progress. This bit is not applicable and is reserved for Endpoints, PCI Express to PCI/PCI-X bridges, and Upstream Ports of Switches. This bit always returns 0b when read. | |
| 04 | Ob | RW | LDIS | This bit always returns 0b when read. Link Disable: This bit disables the Link by directing the LTSSM to the Disabled state, when set; this bit is reserved on Endpoints, PCI Express to PCI/PCI-X bridges, and Upstream Ports of Switches. Writes to this bit are immediately reflected in the value read from the bit regardless of actual Link state. Default value of this bit is 0b. | |

July 2012
Order Number: 324211-009US

Intel® Platform Controller Hub EG20T
Datasheet
79



Table 41. 81h: PCIe_LCT—PCIe Link Control Register (Sheet 3 of 3)

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|--------------------------|---------|--------------------|--|--|-------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 80h Offset End: 81h | |
| Bit Range | Default | Access | Acronym | | Description |
| 03 | 0b | RO | RCB Read Completion Boundary (RCB): Not applicable – must hardwire the bit to 0b | | , , |
| 02 | 0b | RO | | Reserved | |
| 01:00 | 00b | RW | ASPMC | Active State Power Management (ASPM) Control: This field controls the level of ASPM supported on the given PCI Express Link. Defined encodings are: 00b Disabled 01b L0s Entry Enabled 10b L1 Entry Enabled 11b L0s and L1 Entry Enabled | |

2.4.40 PCIe_LST—PCIe Link Status Register

Table 42. 82h: PCIe_LST—PCIe Link Status Register (Sheet 1 of 2)

| Size: 16-bit | | Default: 1011h | | Power Well: Core | |
|--------------------------|---------|-------------------|--------------------|---|--------------------------------------|
| Access PCI Configuration | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 82h Offset End: 83h |
| Bit Range | Default | Access | Acronym | | Description |
| 15 | 0b | RWC | LABS | Link Autonomous Bandwidth Status: This bit is set by hardware t indicate that the hardware has autonomously changed Link speed or width, without the Port transitioning through DL_Down status, for reasons other than to attempt to correct unreliable Link operation. This bit is not applicable and is reserved for Endpoints, PCI Express-to PCI/PCI-X bridges, and Upstream Ports of Switches. | |
| 14 | 0b | RWC | LBMS | Link Bandwidth Management Status – This bit is set by hardware to indicate that either of the following has occurred without the Port transitioning through DL_Down status: This bit is not applicable and is reserved for Endpoints, PCI Express-to-PCI/PCI-X bridges, and Upstream Ports of Switches. | |
| 13 | 0b | RO | DL_ACTIVE | Data Link Layer Link Active: This bit indicates the status of the Data Link Control and Management State Machine. It returns a 1b to indicate the DL_Active state, 0b otherwise. This bit must be implemented if the corresponding Data Link Layer Link Active Reporting capability bit is implemented. Otherwise, this bit must be hardwired to 0b. | |
| 12 | 1b | RO | SLOTCLK_CONF IG | Slot Clock Configuration: This bit indicates that the component uses the same physical reference clock that the platform provides on the connector. If the device uses an independent clock irrespective of the presence of a reference on the connector, this bit mu be cleared. | |
| 11 | 0b | RO | LT | be cleared. Link Training: This read-only bit indicates that the Physical Layer LTSSM is in the Configuration or Recovery state, or that 1b was written to the Retrain Link bit but, Link training has not yet begun. Hardware clear this bit when the LTSSM exits the Configuration/Recovery state. This bit is not applicable and reserved for Endpoints, PCI Express to PCI PCI-X bridges, and Upstream Ports of Switches, | |

Intel® Platform Controller Hub EG20T Datasheet 80



Table 42. 82h: PCIe_LST—PCIe Link Status Register (Sheet 2 of 2)

| Size: 16-bit | | Default | :: 1011h | Power Well: Core | |
|--------------|---------|-------------------|----------|---|--------------------------------------|
| Acce | ess | PCI Configuration | B:D: | F D0:F0 | Offset Start: 82h Offset End: 83h |
| Bit Range | Default | Access | Acronym | | Description |
| 10 | 0b | RO | UNDEF | Undefined: The value read from this bit is undefined. In previous versions of this specification, this bit was used to indicate a Link Trai Error. System software must ignore the value read from this bit. Sys software is permitted to write any value to this bit. | |
| 09:04 | 01h | RO | NLW | Negotiated Link Width: This field indicates the negotiated width of the given PCI Express Link. Defined encodings are: 00 0001b x1 00 0010b x2 00 0100b x4 00 1000b x8 00 1100b x12 01 0000b x16 10 0000b x32 | |
| 03:00 | 1h | RO | CLS | Current Link Speed: This field indicates the negotiated Link speed of the given PCI Express Link. Defined encodings are: 0001b 2.5 GT/s PCI Express Link 0010b 5.0 GT/s PCI Express Link | |

2.4.41 PCIe_DCP2—PCIe Device Capabilities 2 Register

Table 43. 94h: PCIe_LST—PCIe Link Status Register (Sheet 1 of 2)

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core | |
|--------------------------|--------------|--------------------|---------------------------|--|------------------|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 94h Offset End: 97h | | |
| Bit Range | Default | Access | Acronym | Description | | |
| 31 :05 | 000000 0h | RO | | Reserved | | |
| 04 | 0b | RO | CTDS | Completion Timeout Disable Supported – A value of 1b indicates support for the Completion Timeout Disable mechanism. The Completion Timeout Disable mechanism is required for Endpoints that issue Requests on their own behalf and PCI Express to PCI/PCI-X Bridges that take ownership of Requests issued on PCI Express. This mechanism is optional for Root Ports. | | |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US

Intel® Platform Controller Hub EG20T
Datasheet
State of the platform Controller Hub EG20T
Datasheet
81



Table 43. 94h: PCIe_LST—PCIe Link Status Register (Sheet 2 of 2)

| Size: 32-bit | | Default | t: 00000000h | Power Well: Core | |
|--------------------------|---------|--------------------|--------------|--|---|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 94h Offset End: 97h | |
| Bit Range | Default | Access | Acronym | | Description |
| 03:00 | Oh | RO | CTRS | Function support for the comechanism. This mechan Completion Timeout value This field is applicable only on their own behalf, and I ownership of Requests iss field is reserved and must Four time value ranges ar Range A: 50 µs to 10 ms Range B: 10 ms to 250 m Range C: 250 ms to 4 s Range D: 4 s to 64 s Bits are set according to the value ranges supported. O000b Completion Timeou must implement a timeou 0001b Range A 0010b Range B 0011b Ranges A and B 0110b Ranges B and C 0111b Ranges A, B, and C 1110b Ranges A, B, C, and All other values are reserved. | y to Root Ports, Endpoints that issue Requests PCI Express to PCI/PCI-X Bridges that take used on PCI Express. For all other Functions this to be hardwired to 0000b. The defined: The information given below to show timeout use the information given below to show timeout use the range 50 s to 50 ms. The dD wed. The dot that the Completion Timeout mechanism not to PCI Express |

2.4.42 PCIe_DCT2—PCIe Device Control 2 Register

Table 44. 98h: PCIe_DCT2—PCIe Device Control 2 Register (Sheet 1 of 2)

| Size: 16-b | Size: 16-bit | | | : 00000000h | Power Well: Core | |
|-------------------|--------------|-------------------|--------------------|--|--------------------------------------|--|
| Access PCI Cor | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 98h Offset End: 99h | |
| Bit Range | Default | Access | Acronym | Description | | |
| 15 :05 | 000000 0h | RO | | Reserved | | |
| 04 | 0b | RO | CTDS | Completion Timeout Disable Supported – A value of 1b indicates support for the Completion Timeout Disable mechanism. The Completion Timeout Disable mechanism is required for Endpoints that issue Requests on their own behalf and PCI Express to PCI/PCI-X Bridges that take ownership of Requests issued on PCI Express. This mechanism is optional for Root Ports. | | |

Intel® Platform Controller Hub EG20T Datasheet 82



Table 44. 98h: PCIe_DCT2—PCIe Device Control 2 Register (Sheet 2 of 2)

| Size: 16-bit | | Default: 00000000h | | Power Well: Core | |
|--------------------------|---------|---------------------------|----------------|---|---|
| Access PCI Configuration | | B:D: | F D0:F0 | Offset Start: 98h Offset End: 99h | |
| Bit Range | Default | Access | Acronym | | Description |
| 03:00 | Oh | RO | CTRS | Function support for the mechanism. This mechan Completion Timeout valually This field is applicable on on their own behalf, and ownership of Requests is field is reserved and must Four time value ranges a Range A: 50 s to 10 ms Range B: 10 ms to 250 m Range C: 250 ms to 4 s Range D: 4 s to 64 s Bits are set according to value ranges supported. 0000b Completion Timeos supported – the Function timeout value in the range 0001b Range A 0010b Range B 0011b Ranges A and B 0110b Ranges B and C 0111b Ranges A, B, and 1110b Ranges B, C and I 1111b Ranges A, B, C, and II other values are reserved. | ly to Root Ports, Endpoints that issue Requests PCI Express to PCI/PCI-X Bridges that take sued on PCI Express. For all other Functions this it be hardwired to 0000b. re defined: Ins the information given below to show timeout out programming not implement a ge 50 s to 50 ms. C O O D D Ved. ed that the Completion Timeout mechanism not |

2.4.43 PCIe_LCT2—PCIe Link Control 2 Register

Table 45. A0h: PCIe_LCT2—PCIe Link Control 2 Register (Sheet 1 of 3)

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|-----------------------|---------|-------------------|--------------------|--|--|
| Access PCI Configurat | | PCI Configuration | B:D:F D0:F0 | | Offset Start: A0h Offset End: A1h |
| Bit Range | Default | Access | Acronym | | Description |
| 15 :13 | 000b | RO | | Reserved | |
| 12 | Ob | RW | CDEMP | Polling. Compliance state Compliance bit being 1b. Encodings: 1b -3.5 dB 0b -6 dB When the Link is operating | is: This bit sets the de-emphasis level in if the entry occurred due to the Enter graph of the entry occurred due to the Enter graph of this bit has no support only 2.5 GT/s speed are permitted to |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US Intel® Platform Controller Hub EG20T

83



Table 45. A0h: PCIe_LCT2—PCIe Link Control 2 Register (Sheet 2 of 3)

| Size: 16-bit | | Default | t: 0000h | Power Well: Core | |
|--------------------------|---------|---------|----------------|--|---|
| Access PCI Configuration | | B:D: | F D0:F0 | Offset Start: A0h Offset End: A1h | |
| Bit Range | Default | Access | Acronym | | Description |
| 11 | 0b | RW | CSOS | Compliance SOS: When set to 1b, the LTSSM is required to send SKI Ordered Sets periodically in between the (modified) compliance pattern Components that support only the 2.5 GT/s speed are permitted to hardwire this field to 0b. | |
| 10 | 0b | RW | EMC | Enter Modified Compliance: When this bit is set to 1b, the device transmits Modified Compliance Pattern if the LTSSM enters Polling. Compliance substate. Components that support only the 2.5 GT/s speed are permitted to hardwire this bit to 0b. | |
| 09:07 | 000Ь | RW | ТМ | emphasized voltage level 000b on entry to the LTSS Encodings: 000b Normal operating ra 001b 800-1200 mV for fu 010b - (n-1) Values mus value of n must be greate must be below the norma swing and 100-200 mV fo n - 111b reserved | Ill swing and 400-700 mV for half-swing t be monotonic with a non-zero slope. The r than 3 and less than 7. At least two of these I operating range of n : 200-400 mV for full- |

Intel[®] Platform Controller Hub EG20T Datasheet 84



Table 45. A0h: PCIe_LCT2—PCIe Link Control 2 Register (Sheet 3 of 3)

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|--------------------------|---------|----------------|----------------|---|-------------|
| Access PCI Configuration | | B:D: | F D0:F0 | Offset Start: A0h Offset End: A1h | |
| Bit Range | Default | Access | Acronym | | Description |
| 06 | 0b | RO | SDEMC | Selectable De-emphasis: When the Link is operating at 5.0 GT/s speed, this bit selects the level of de-emphasis for an Upstream component. Encodings: 1b -3.5 dB 0b -6 dB When the Link is operating at 2.5 GT/s speed, the setting of this bit no effect. | |
| 05 | 0b | RO | HASD | Hardware Autonomous Speed Disable: When set, this bit disables hardware from changing the Link speed for device specific reasons other than attempting to correct unreliable Link operation by reducing Link speed. Initial transition to the highest supported common link speed is not blocked by this bit. Functions that do not implement the associated mechanism are permitted to hardwire this bit to 0b. | |
| 04 | Ob | RW | EC | Enter Compliance: Software is permitted to force a Link to enter Compliance mode at the speed indicated in the Target Link Speed field by setting this bit to 1b in both components on a Link and then initiating a hot reset on the Link. Default value of this bit following Fundamental Reset is 0b. Components that support only the 2.5 GT/s speed are permitted to hardwire this bit to 0b. | |
| 03:00 | Oh | RW | TLS | | |

2.4.44 PCIe_LST2—PCIe Link Status 2 Register

Table 46. A2h: PCIe_LST2—PCIe Link Status 2 Register (Sheet 1 of 2)

| Size: 16-bit | | | Default: 0000h | | Power Well: Core |
|--------------------------|---------|--------------------|----------------|--------------------------------------|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: A2h Offset End: A3h | |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :01 | 0000h | RO | | Reserved | |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US Intel® Platform Controller Hub EG20T

85



Table 46. A2h: PCIe_LST2—PCIe Link Status 2 Register (Sheet 2 of 2)

| Size: 16-b | Size: 16-bit | | Default | : 0000h | Power Well: Core | |
|--------------------------|--------------|--------------------|---------|--|---|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: A2h Offset End: A3h | | |
| Bit Range | Default | Access | Acronym | Description | | |
| | | | | | is: This bit sets the de-emphasis level in if the entry occurred due to the Enter | |
| | | | | Encodings: | | |
| 00 | 0b | RO | CDEMS | 1b -3.5 dB | | |
| | | | | 0b -6 dB | | |
| | | | | When the Link is operating at 2.5 GT/s, the setting of this bit has no effect. Components that support only 2.5 GT/s speed are permitted to hardwire this bit to 0b. | | |






3.0 Packet Hub

3.1 Overview

PCI functions in the Intel $^{\circledR}$ Platform Controller Hub EG20T are tied to an external PCI Express* link through an internal PCI compatible bus which performs parallel operation. The Packet Hub's connection to the PCI functions is also through the PCI compatible bus.

Figure 3. Packet Hub Configuration



Packet Hub is provided to realize QoS of upstream PCI Express Transaction Layer Packets (TLP) from the Intel $^{\circledR}$ PCH EG20T's PCI functions. It also provides flexibility of issuing interrupts from various internal functions on the PCI Express link with programmable delay intervals to optimize CPU power saving by reducing the frequency of CPU waking up from ACPI C-states.

Packet Hub is functional with default settings. To achieve the benefits of having flexible QoS and interrupt reduction mechanism, system specific programming onto Packet Hub registers is required through software.

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US 87



3.2 Register Address Map

3.2.1 PCI Configuration Registers

Table 47. PCI Configuration Registers

| Offset | Name | Symbol | Access | Initial Value |
|-----------|--|--------------|---------|---------------|
| 00h - 01h | Vendor Identification Register | VID | RO | 8086h |
| 02h - 03h | Device Identification Register | DID | RO | 8801h |
| 04h - 05h | PCI Command Register | PCICMD | RO, RW | 0000h |
| 06h - 07h | PCI Status Register | PCISTS | RO, RWC | 0010h |
| 08h | Revision Identification Register | RID | RO | 01h |
| 09h - 0Bh | Class Code Register | CC | RO | FF0000h |
| 0Dh | Master Latency Timer Register | MLT | RO | 00h |
| 0Eh | Header Type Register | HEADTYP | RO | 80h |
| 14h - 17h | MEM Base Address Register | MEM_BASE | RW, RO | 00000000h |
| 2Ch - 2Dh | Subsystem Vendor ID Register | SSVID | RWO | 0000h |
| 2Eh - 2Fh | Subsystem ID Register | SSID | RWO | 0000h |
| 30h - 33h | Extended ROM Base Address Register | ROM_BASE | RW, RO | 00000000h |
| 34h | Capabilities Pointer Register | CAP_PTR | RO | 40h |
| 3Ch | Interrupt Line Register | INT_LN | RW | FFh |
| 3Dh | Interrupt Pin Register | INT_PN | RO | 00h |
| 40h | MSI Capability ID Register | MSI_CAP | RO | 05h |
| 41h | MSI Next Item Pointer Register | MSI_NPR | RO | 50h |
| 42h - 43h | MSI Message Control Register | MSI_MCR | RO, RW | 0000h |
| 44h - 47h | MSI Message Address Register | MSI_MAR | RO, RW | 00000000h |
| 48h - 49h | MSI Message Data Register | MSI_MD | RW | 0000h |
| 50h | PCI Power Management Capability ID Register | PM_CAPID | RO | 01h |
| 51h | Next Item Pointer Register | PM_NPR | RO | 00h |
| 52h - 53h | Power Management Capabilities Register | PM_CAP | RO | 0002h |
| 54h - 55h | Power Management Control/Status Register | PWR_CNTL_STS | RO, RW | 0000h |



3.2.2 Memory-Mapped I/O Registers (BAR: MEM_BASE)

These registers are defined in the MMIO space of Device-0 Function-0.

Queue Control Register and Device Control Register values are mapped by Base address1 (as Memory Space).

Only DWord accesses to these registers are permitted.

3.2.2.1 Queue Control Register

Table 48. Queue Control Registers

| Offset | Name | Symbol | Access | Size (bits) | Initial Value |
|--------|------------------------------------|----------|--------|----------------|---------------|
| 000h | Packet Hub ID Register | PHUB_ID | RO | 32 | Fixed |
| 004h | Queue Priority Value Register | QP_VAL | RW | 32 | 00000000h |
| 008h | Upstream Queue Max Size Register | UPQ_MXSZ | RW | 32 | 00000000h |
| 00Ch | Downstream Queue Max Size Register | DWQ_MXSZ | RW | 32 | 00000000h |

Note:

1. Packet Hub ID Register has a fixed value

2. Only DWord accesses to these registers are permitted.

3.2.2.2 Device Control Registers

Table 49. Device Control Registers (Sheet 1 of 2)

| Offset | Name | Symbol | Access | Size (bits) | Initial value |
|----------------|--|------------|--------|----------------|---------------|
| 010h | Completion Response Time Out Register | CR_TO | RW | 32 | 02222222h |
| 014h | Device Control Register | DEV_CTL | RW | 32 | 00000000h |
| 018h | Dead Lock Avoid type selector Register | DLK_AS | RW | 32 | 00000000h |
| 020h | Interrupt Pin register Write Permit Register0 (D0 and D2, and F0 - F7) | INT_WP0 | RW | 32 | 00000000h |
| 024h | Interrupt Pin register Write Permit Register 1 (D4 and D6, and F0-F7) | INT_WP1 | RW | 32 | 00000000h |
| 028h | Interrupt Pin register Write Permit Register 2 (D8 and D10, and F0 – F7) | INT_WP2 | RW | 32 | 00000000h |
| 02Ch | Interrupt Pin register Write Permit Register 3 (D12, and F0 – F7) | INT_WP3 | RW | 32 | 00000000h |
| 040h | Interrupt Reduction Value Dev0 Func0 | INTRD_D0F0 | RW | 32 | 00020000h |
| 044h | Interrupt Reduction Value Dev0 Func1 | INTRD_D0F1 | RW | 32 | 00020000h |
| 048h | Interrupt Reduction Value Dev0 Func2 | INTRD_D0F2 | RW | 32 | 00020000h |
| 04Ch - 07Ch | Reserved | | RO | 32 | 00000000h |
| 080h | Interrupt Reduction Value Dev2 Func0 | INTRD_D2F0 | RW | 32 | 00020000h |
| 084h | Interrupt Reduction Value Dev2 Func1 | INTRD_D2F1 | RW | 32 | 00020000h |
| 088h | Interrupt Reduction Value Dev2 Func2 | INTRD_D2F2 | RW | 32 | 00020000h |
| 08Ch | Interrupt Reduction Value Dev2 Func3 | INTRD_D2F3 | RW | 32 | 00020000h |
| 090h | Interrupt Reduction Value Dev2 Func4 | INTRD_D2F4 | RW | 32 | 00020000h |

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 89



Device Control Registers (Sheet 2 of 2) Table 49.

| 094h - 0BCh | Reserved | | RO | 32 | 00000000h |
|----------------|---------------------------------------|-------------|----|----|-----------|
| 0C0h | Interrupt Reduction Value Dev4 Func0 | INTRD_D4F0 | RW | 32 | 00020000h |
| 0C4h | Interrupt Reduction Value Dev4 Func1 | INTRD_D4F1 | RW | 32 | 00020000h |
| 0C8h - 0FCh | Reserved | | RO | 32 | 00000000h |
| 100h | Interrupt Reduction Value Dev6 Func0 | INTRD_D6F0 | RW | 32 | 00020000h |
| 104h - 13Ch | Reserved | | RO | 32 | 00000000h |
| 140h | Interrupt Reduction Value Dev8 Func0 | INTRD_D8F0 | RW | 32 | 00020000h |
| 144h | Interrupt Reduction Value Dev8 Func1 | INTRD_D8F1 | RW | 32 | 00020000h |
| 148h | Interrupt Reduction Value Dev8 Func2 | INTRD_D8F2 | RW | 32 | 00020000h |
| 14Ch | Interrupt Reduction Value Dev8 Func3 | INTRD_D8F3 | RW | 32 | 00020000h |
| 150h - 17Ch | Reserved | | RO | 32 | 00000000h |
| 180h | Interrupt Reduction Value Dev10 Func0 | INTRD_D10F0 | RW | 32 | 00020000h |
| 184h | Interrupt Reduction Value Dev10 Func1 | INTRD_D10F1 | RW | 32 | 00020000h |
| 188h | Interrupt Reduction Value Dev10 Func2 | INTRD_D10F2 | RW | 32 | 00020000h |
| 18Ch | Interrupt Reduction Value Dev10 Func3 | INTRD_D10F3 | RW | 32 | 00020000h |
| 190h | Interrupt Reduction Value Dev10 Func4 | INTRD_D10F4 | RW | 32 | 00020000h |
| 194h - 1BCh | Reserved | | RO | 32 | 00000000h |
| 1C0h | Interrupt Reduction Value Dev12 Func0 | INTRD_D12F0 | RW | 32 | 00020000h |
| 1C4h | Interrupt Reduction Value Dev12 Func1 | INTRD_D12F1 | RW | 32 | 00020000h |
| 1C8h | Interrupt Reduction Value Dev12 Func2 | INTRD_D12F2 | RW | 32 | 00020000h |
| 1CCh | Interrupt Reduction Value Dev12 Func3 | INTRD_D12F3 | RW | 32 | 00020000h |
| 1D0h | Interrupt Reduction Value Dev12 Func4 | INTRD_D12F4 | RW | 32 | 00020000h |
| 1D4h - 23Ch | Reserved | | RO | 32 | 00000000h |

Notes:

1. 2.

July 2012 Order Number: 324211-009US



Registers 3.3

3.3.1 **PCI Configuration Registers**

3.3.1.1 **VID**— Vendor Identification Register

00h: VID- Vendor Identification Register Table 50.

| Size: 16-b | Size: 16-bit | | | : 8086h | Power Well: Core |
|--------------------------|--------------|--------------------|---------|--|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 00h Offset End: 01h | |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :00 | 8086h | RO | VID | Vendor ID (VID): This is a 16-bit value assigned to Intel. | |

3.3.1.2 **DID**— Device Identification Register

Table 51. 02h: DID- Device Identification Register

| Size: 16-bit | | | Default: 8801h | | Power Well: Core |
|--------------------------|---------|--------|----------------|---|------------------|
| Access PCI Configuration | | B:D:F | D0:F0 | Offset Start: 02h Offset End: 03h | |
| Bit Range | Default | Access | Acronym | Description | |
| 15:00 | 8801h | RO | DID | Device ID (DID): This is a 16-bit value assigned to the Packet Hub. Packet Hub (D0:F0): 8801h | |

3.3.1.3 **PCICMD— PCI Command Register**

04h: PCICMD- PCI Command Register (Sheet 1 of 2) Table 52.

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|--------------|---------|-------------------|--------------------|---|--------------------------------------|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 04h Offset End: 05h |
| Bit Range | Default | Access | Acronym | | Description |
| 15 : 11 | 00h | RO | | Reserved $^{\underline{1}}$ | |
| 10 | 0b | RW | ITRPDS | Interrupt Disable: 0 = Enable. The function is able to generate its interrupt to the interrupt controller. 1 = Disable. The function is not capable of generating interrupts. PCISTS.IS is not affected by the interrupt enable. | |
| 09 | 0b | RO | | Reserved ¹ | |
| 08 | 0b | RW | SERR | SERR# Enable: Send Error message (FATAL/NON_FATAL) Enable 0 = Disable 1 = Enable Sending | |
| 07:03 | 00000b | RO | | Reserved ¹ | |

Intel[®] Platform Controller Hub EG20T Datasheet July 2012 Order Number: 324211-009US

Downloaded from Arrow.com.



Table 52. 04h: PCICMD- PCI Command Register (Sheet 2 of 2)

| Size: 16-b | Size: 16-bit | | Default | : 0000h | Power Well: Core | | |
|--------------------------|--------------|-------------|---------|--|------------------|--|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 04h Offset End: 05h | | | |
| Bit Range | Default | Access | Acronym | | Description | | |
| 02 | 0b | RW | ВМЕ | Bus Master Enable (BME): This bit controls that a device serves as a bus master. 0 = Disable 1 = Enable | | | |
| 01 | 0b | RW | MSE | Memory Space Enable (MSE): This bit controls access to the Memory space registers. 0 = Disable 1 = Enable accesses to the Packet Hub memory-mapped registers. The Base Address register for Packet Hub should be programmed beforthis bit is set. | | | |
| 00 | 0b | RW | | Reserved For future compatibility, it is recommended writing 0 to this bit. | | | |

Notes:

PCISTS-PCI Status Register 3.3.1.4

Table 53. 06h: PCISTS- PCI Status Register (Sheet 1 of 2)

| Size: 16-bit | | Default: 0010h | | Power Well: Core | | |
|--------------------------|---------|--------------------|---------|---|------------------------------|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 06h Offset End: 07h | | |
| Bit Range | Default | Access | Acronym | | Description | |
| 15 | 0b | RO | | Reserved ¹ | | |
| 14 | 0b | RWC | SSE | Signaled System Error: This bit is set when this device sends an SER due to detecting an ERR_FATAL or ERR_NONFATAL condition. 0 = No send error message 1 = Send error message | | |
| 13 | 0b | RWC | RMA | Received Master Abort: Primary received Unsupported Request Completion Status. | | |
| 12 | 0b | RWC | RTA | Received Target Abort: Primary received Abort Completion Status | | |
| 11 | 0b | RWC | STA | Signaled Target Abort: Primary transmitted Abort | Completion Status | |
| 10:05 | 00h | RO | | Reserved ¹ | | |
| 04 | 1b | RO | CPL | Capabilities List: This bit indicates the present | ence of a capabilities list. | |
| 03 | 0b | RO | ITRPSTS | Interrupt Status: This bit reflects the status of this function's interrupt at the input of the enable/disable logic. 0 = Interrupt is de-asserted. 1 = Interrupt is asserted. The value reported in this bit is independent of the value in the Interrupt Enable bit. | | |

Intel® Platform Controller Hub EG20T Datasheet 92

Reserved: This bit is reserved for future expansion. Only "0" will be accepted as the write data to the reserved bit. When "1" is written the operation is not guaranteed.



Table 53. 06h: PCISTS- PCI Status Register (Sheet 2 of 2)

| Size: 16-bit | | | Default: 0010h | | Power Well: Core | |
|--------------------------|---------|--------------------|----------------|--------------------------------------|------------------|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 06h Offset End: 07h | | |
| Bit Range | Default | Access | Acronym | Description | | |
| 02:00 | 000b | RO | | Reserved ¹ | | |

Notes:

3.3.1.5 RID— Revision Identification Register

Table 54. 08h: RID- Revision Identification Register

| Size: 8-bit | | | Default: 01h | | Power Well: Core | | |
|--------------------------|---------|--------------------|--------------|---|------------------|--|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 08h Offset End: 08h | | | |
| Bit Range | Default | Access | Acronym | Description | | | |
| 07 : 00 | 01h | RO | | Revision ID: Refer to the Intel [®] Platform Controller Hub EG20T Specification Upda for the value of the Revision ID Register. | | | |

3.3.1.6 CC— Class Code Register

Table 55. 09h: CC - Class Code Register

| Size: 24-bit | | | Default: FF0000h | | Power Well: Core |
|--------------|--------------------------|--------|------------------|--|--------------------------------------|
| Acce | Access PCI Configuration | | B:D:F | D0:F0 | Offset Start: 09h Offset End: 0Bh |
| Bit Range | Default | Access | Acronym | Description | |
| 23 : 16 | FFh | RO | ВСС | Base Class Code (BCC): FFh = No categorized. | |
| 15 : 08 | 00h | RO | SCC | Sub Class Code (SCC): 00h = No categorized | |
| 07 : 00 | 00h | RO | PI | Programming Interface (PI): 00h = No categorized | |

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet Order Number: 324211-009US 93

Reserved: This bit is reserved for future expansion. Only "0" will be accepted as the write data to the reserved bit. When "1" is written the operation is not guaranteed.



3.3.1.7 MLT— Master Latency Timer Register

Table 56. ODh: MLT - Master Latency Timer Register

| Size: 8-bit | | Default: 00h | | Power Well: Core | | |
|-------------|---------|-------------------|--------------------|---|--------------------------------------|--|
| Acce | ess | PCI Configuration | B:D:F D0:F0 | | Offset Start: 0Dh Offset End: 0Dh | |
| Bit Range | Default | Access | Acronym | Description | | |
| 07:00 | 00h | RO | MLT | Master Latency Timer (MLT): Hardwired to 00h. The Packet Hub is implemented internal to the Intel [®] PCH EG20T and not arbitrated as a PCI device. | | |

3.3.1.8 HEADTYP— Header Type Register

Table 57. 0Eh: HEADTYP - Header Type Register

| Size: 8-bit | Size: 8-bit | | Default: 80h | | Power Well: Core |
|-------------|--------------------------------------|--------|--------------------------------------|--|------------------|
| Acce | Access PCI Configuration B:D:F D0:F0 | | Offset Start: 0Eh Offset End: 0Eh | | |
| Bit Range | Default | Access | Acronym | Description | |
| 07 | 1b | RO | MFD | Multi-Function Device: 1 = Multi-function device. | |
| 06 : 00 | 00h | RO | CONFIGLAYOUT | Configuration Layout: Hardwired to 00h, which indicates the standard PCI configuration layo | |

3.3.1.9 MEM_BASE— MEM Base Address Register

Table 58. 14h: MEM_BASE - MEM Base Address Register

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|--------------------------|-------------|---------------------------|--|---|---|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 14h Offset End: 17h | |
| Bit Range | Default | Access | Acronym | | Description |
| 31 : 11 | 000000 h | RW | BA Base Address: Bits 31:11 claim a 2048 byte address space | | yte address space |
| 10:04 | 00h | RO | Reserved | | |
| 03 | 0b | RO | PREFETCHABLE | Prefetchable: Hardwired to 0 indicating | that this range should not be prefetched. |
| 02 : 01 | 000b | RO | TYPE | Type: Hardwired to 00b indicating that this range can be mapped anywhere within 32-bit address space. | |
| 00 | 0b | RO | Resource Type Indicator (RTE): RTE Hardwired to 0 indicating that the base address field in this register to memory space. | | |

Intel® Platform Controller Hub EG20T Datasheet 94



3.3.1.10 **ROM_BASE**— Extended ROM Base Address Register

Table 59. 30h: ROM_BASE - Extended ROM Base Address Register

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|--------------------------|---------|---------------------------|---------|--|--------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 30h Offset End: 33h | |
| Bit Range | Default | Access | Acronym | Description | |
| 31 : 17 | 0000h | RW | BA | Base Address: Bits 31: 17 claim a 128K b | oyte address space |
| 16:01 | 0000h | RO | | Reserved | |
| 00 | 0b | RW | ADE | Address Decode Enable (ADE): If set to 1 by software, Extended ROM maps to Memory space. | |

3.3.1.11 SSVID— Subsystem Vendor ID Register

Table 60. 2Ch: SSVID - Subsystem Vendor ID Register

| Size: 16-b | Size: 16-bit | | | : 0000h | Power Well: Core |
|--------------------------|--------------|--------------------|---------|--|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 2Ch Offset End: 2Dh | |
| Bit Range | Default | Access | Acronym | Description | |
| 15:00 | 0000h | RWO | SSVID | Subsystem Vendor ID (SSVID): This is written by BIOS. No hardware action taken on this value | |

3.3.1.12 **SSID**— Subsystem ID Register

2Eh: SID - Subsystem ID Register Table 61.

Downloaded from Arrow.com.

| Size: 16-b | Size: 16-bit | | | : 0000h | Power Well: Core |
|--------------------------|--------------|--------------------|---------|--|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 2Eh Offset End: 2Fh | |
| Bit Range | Default | Access | Acronym | Description | |
| 15 : 00 | 0000h | RWO | SSID | Subsystem ID (SSID): This is written by BIOS. No hardware action taken on this value | |

July 2012 Order Number: 324211-009US



3.3.1.13 CAP_PTR— Capabilities Pointer Register

Table 62. 34h: CAP_PTR - Capabilities Pointer Register

| Size: 8-bit | | Default: 40h | | Power Well: Core | |
|--------------------------|---------|--------------------|---------|---|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 34h Offset End: 34h | |
| Bit Range | Default | Access | Acronym | Description | |
| 07:00 | 40h | RO | | Pointer (PTR): This register points to the starting offset of the Packet Hub capabilities ranges. | |

3.3.1.14 INT_LN— Interrupt Line Register

Table 63. 3Ch: INT_LN - Interrupt Line Register

| Size: 8-bit | | Default: FFh | | Power Well: Core | |
|-------------|---------|-------------------|---------------------------|--|--------------------------------------|
| Acce | ess | PCI Configuration | Configuration B:D:F D0:F0 | | Offset Start: 3Ch Offset End: 3Ch |
| Bit Range | Default | Access | Acronym | Description | |
| 07 : 00 | FFh | RW | INT_LN | Interrupt Line (INT_LN): This data is not used by the Intel [®] PCH EG20T. It is to communica software the interrupt line that the interrupt pin is connected to. | |

3.3.1.15 INT_PN— Interrupt Pin Register

Table 64. 3Dh: INT_PN - Interrupt Pin Register

| Size: 8-bit | | | Default: 00h | | Power Well: Core |
|------------------------|---------|-------------------|--------------------|--|--------------------------------------|
| Access PCI Configurati | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 3Dh Offset End: 3Dh |
| Bit Range | Default | Access | Acronym | Description | |
| 07:00 | 00h | RO | INT_PN | Interrupt Pin: Hardwired to 00h indicating that this function does not generate interrupt. | |

3.3.1.16 MSI_CAPID—MSI Capability ID Register

Since there is no interrupt source in the Packet Hub, the MSI message is not sent upstream from the Packet Hub to the PCI Express bus. The value of the MSI registers in the Packet Hub does not affect MSI operation of the Intel® PCH EG20T.

Intel[®] Platform Controller Hub EG20T Datasheet 96



Table 65. 40h: MSI_CAPID - MSI Capability ID Register

| Size: 8-bit | | | Default: 05h | | Power Well: Core |
|--------------------------|---------|--------------------|--------------|--|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 40h Offset End: 40h | |
| Bit Range | Default | Access | Acronym | Description | |
| 07 : 00 | 05h | RO | MSI ('APII) | MSI Capability ID: A value of 05h indicates that this identifies the MSI register set. | |

3.3.1.17 MSI_NPR-MSI Next Item Pointer Register

Table 66. 41h: MSI_NPR - MSI Next Item Pointer Register

| Size: 8-bit | | | Default: 50h | | Power Well: Core |
|--------------------------|---------|-------------------|--------------------|---|--------------------------------------|
| Access PCI Configuration | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 41h Offset End: 41h |
| Bit Range | Default | Access | Acronym | Description | |
| 07 : 00 | 50h | RO | NEXT_PV | Next Item Pointer Value: Value of 50h indicates that power management registers capabilities | |

3.3.1.18 MSI_MCR-MSI Message Control Register

Since there is no interrupt source in the Packet Hub, the MSI message is not sent upstream from the Packet Hub to the PCI Express bus. The value of the MSI registers in the Packet Hub does not affect MSI operation of the Intel $^{\circledR}$ PCH EG20T.

Table 67. 42h: MSI_MCR - MSI Message Control Register

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|--------------------------|---------|--------------------|--|--|--|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 42h Offset End: 43h | |
| Bit Range | Default | Access | Acronym | | Description |
| 15:08 | 00h | RO | | Reserved | |
| 07 | 0b | RO | C64 | 64 Bit Address Capable: 0 = 32bit capable only | |
| 06 : 04 | 000b | RW | MME | Multiple Message Enabl Indicates actual number o | e (MME): f messages allocated to the device |
| 03:01 | 000b | RO | MMC | Multiple Message Capable (MMC): Indicates that the Packet Hub supports 1 interrupt message | |
| 00 | 0b | RW | MSI Enable (MSIE): If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts | | traditional interrupt pins are not used to |

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 97



3.3.1.19 MSI_MAR-MSI Message Address Register

Since there is no interrupt source in the Packet Hub, the MSI message is not sent upstream from the Packet Hub to the PCI Express bus. The value of the MSI registers in the Packet Hub does not affect MSI operation of the Intel $^{\circledR}$ PCH EG20T.

Table 68. 44h: MSI_MAR - MSI Message Address Register

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|--------------|---------------|-------------------|---------------------------|---|--------------------------------------|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 44h Offset End: 47h |
| Bit Range | Default | Access | Acronym | | Description |
| 31 : 02 | 000000 00h | RW | ADDR | Address (ADDR): Lower 32 bits of the system specified message address, always DWG aligned | |
| 01:00 | 00b | RO | | Reserved | |

3.3.1.20 MSI_MD-MSI Message Data Register

Since there is no interrupt source in the Packet Hub, the MSI message is not sent upstream from the Packet Hub to the PCI Express bus. The value of the MSI registers in the Packet Hub does not affect MSI operation of the Intel[®] PCH EG20T.

Table 69. 48h: MSI_MD - MSI Message Data Register

| Size: 16-bit | | | Default: 0000h | | Power Well: Core |
|--------------------------|---------|--------------------|----------------|---|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 48h Offset End: 49h | |
| Bit Range | Default | Access | Acronym | | Description |
| 15 : 00 | 0000h | RW | | Data (DATA): When MSI is enabled, this 16-bit field is programmed by system software. | |

3.3.1.21 PM_CAPID—PCI Power Management Capability ID Register

Table 70. 50h: PM_CAPID - PCI Power Management Capability ID Register

| Size: 8-bit | | Default: 01h | | Power Well: Core | |
|---------------|---------|-------------------|--------------------|--|--------------------------------------|
| Access PCI Co | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 50h Offset End: 50h |
| Bit Range | Default | Access | Acronym | Description | |
| 07 : 00 | 01h | RO | PMC_ID | Power Management Capability ID: A value of 01h indicates that this is a PCI Power Management capa field. | |

Intel[®] Platform Controller Hub EG20T Datasheet 98



3.3.1.22 PM_NPR-PM Next Item Pointer Register

Table 71. 51h: PM_NPR - PM Next Item Pointer Register

| Size: 8-bit | | | Default: 00h | | Power Well: Core |
|--------------------------|---------|--------------------|--------------|---|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 51h Offset End: 51h | |
| Bit Range | Default | Access | Acronym | Description | |
| 07 : 00 | 00h | RO | | Next Item Pointer: Hardwired to 00h to indicate that power management is the last item the capabilities list. | |

3.3.1.23 PM_CAP—Power Management Capabilities Register

Table 72. 52h: PM_CAP - Power Management Capabilities Register

| Size: 16-bit | | Default: 0002h | | Power Well: Core | |
|--------------|---------|-------------------|--------------------|---|--|
| Access PCI | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 52h Offset End: 53h |
| Bit Range | Default | Access | Acronym | | Description |
| 15 : 11 | 00000Ь | RO | PME_SUP | assert PME#. The Packet I | e power states in which the Function may Hub does not support the D1 or D2 states. For t Hub is capable of generating PME#. Software |
| 10 | 0b | RO | D2_SUP | D2 Support (D2_SUP): 0 = D2 State is not supported | |
| 09 | 0b | RO | D1_SUP | D1 Support (D1_SUP): 0 = D1 State is not supported | |
| 08 : 06 | 000b | RO | AUX_CUR | Auxiliary Current (AUX_ This function does not sup | |
| 05 | 0b | RO | DSI | Device Specific Initializ The Intel® PCH EG20T repinitialization is required. | ation (DSI): ports 0, indicating that no device-specific |
| 04 | 0b | RO | | Reserved | |
| 03 | 0b | RO | PME_CLK | PME Clock (PME_CLK): The Intel® PCH EG20T reports 0, indicating that no PCI clock is required to generate PME#. | |
| 02:00 | 010b | RO | VER | Version (VER): The Intel [®] PCH EG20T rep PCI Power Management S | ports 010b indicating that it complies with the pecification Revision 1.1. |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US
Intel® Platform Controller Hub EG20T
Datasheet
99



PWR_CNTL_STS—Power Management Control/Status Register 3.3.1.24

Table 73. 54h: PWR_CNTL_STS - Power Management Control/Status Register

| Size: 16-b | Size: 16-bit | | Default: | : 0000h | Power Well: Core |
|-------------------|--------------|-------------------|--|--|--|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 54h Offset End: 55h |
| Bit Range | Default | Access | Acronym | | Description |
| 15 | 0b | RO | STS | PME Status (STS): The Packet Hub does not o | generate PME#. |
| 14 : 13 | 00b | RO | Data Scale (DSCA): DSCA Hardwired to 00b indicating it does not support the associate register. | | g it does not support the associated Data |
| 12:09 | 0h | RO | Data Select (DSEL): DSEL Hardwired to 0000b indicating it does not support the associated Daregister. | | ting it does not support the associated Data |
| 08:02 | 00h | RO | | Reserved | |
| 01:00 | 00b | RW | POWERSTATE | Power State: This 2-bit field is used both to determine the current power state of Packet Hub function and to set a new power state. The definition of the field values are: 00b = D0 state 11b = D3hot state | |

Memory-Mapped I/O Registers (BAR: MEM_BASE) 3.3.2

3.3.2.1 **Packet Hub ID Register**

Table 74. 000h: Packet Hub ID Register

| Size: 32-bit | | | Default: Fixed* | | Power Well: Core |
|--------------------------|---------|--------------------|-----------------|---|------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 000h Offset End: 003h | |
| Bit Range | Default | Access | Acronym | Description | |
| 31:00 | Fixed* | RO | PHID | Packet Hub ID: This value indicate Chip production ID | |

Notes:

Intel® Platform Controller Hub EG20T Datasheet 100

July 2012 Order Number: 324211-009US

Packet Hub ID Register is fixed value by hardware. Only DWord accesses to these registers are permitted.



Queue Priority Value Register 3.3.2.2

Table 75. **004h: Queue Priority Value Register**

| Size: 32-bit | | Default: | 00000000h | Power Well: Core | |
|--------------------------|---------|--------------------|-------------|---|-------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 004h Offset End: _{007h} | |
| Bit Range | Default | Access | Acronym | | Description |
| 31 : 27 | 00h | RO | | Reserved | |
| 26 : 24 | 000b | RW | D12PRIORITY | Device 12 Priority | |
| 23 | 0b | RO | | Reserved | |
| 22 : 20 | 000b | RW | D10PRIORITY | Device 10 Priority | |
| 19 | 0b | RO | | Reserved | |
| 18 : 16 | 000b | RW | D8PRIORITY | Device 8 Priority | |
| 15 | 0b | RO | | Reserved | |
| 14:12 | 000b | RW | D6PRIORITY | Device 6 Priority | |
| 11 | 0b | RO | | Reserved | |
| 10:08 | 000b | RW | D4PRIORITY | Device 4 Priority | |
| 07 | 0b | RO | | Reserved | |
| 06 : 04 | 000b | RW | D2PRIORITY | DRITY Device 2 Priority | |
| 03 | 0b | RO | Reserved | | |
| 02 : 00 | 000b | RW | D0PRIORITY | Device 0 Priority | |

Notes:

3.3.2.3 **Upstream Queue Max Size Register**

Table 76. 008h: Upstream Queue Max Size Register (Sheet 1 of 2)

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|--------------|---------|-------------------|----------------------------------|-------------------------|--|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 008h Offset End: 00Bh |
| Bit Range | Default | Access | Acronym | | Description |
| 31 : 26 | 00h | RO | Reserved | | |
| 25 : 24 | 00b | RW | FD12MCODE | from Device 12 Queue Ma | x Size-code |
| 23 : 22 | 00b | RO | | Reserved | |
| 21 : 20 | 00b | RW | FD10MCODE from Device 10 Queue M | | x Size-code |
| 19:18 | 00b | RO | Reserved | | |
| 17:16 | 00b | RW | FD8MCODE | from Device 8 Queue Max | Size-code |

Intel® Platform Controller Hub EG20T Datasheet July 2012 Order Number: 324211-009US 101

This register determines the priority of Packet transmission. A priority can be specified independently for every Device. High priority Device is granted for transaction, in the meantime transactions from lower priority Devices are pending. For Devices with same priority, transactions are granted based on Round-Robin sequence. Priority value 000b: Highest priority, 111b Lowest priority. Only DWord accesses to these registers are permitted.

^{2.}



Table 76. 008h: Upstream Queue Max Size Register (Sheet 2 of 2)

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|--------------------------|---------|---------------------------|----------------------------------|--|-------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 008h Offset End: 008h | |
| Bit Range | Default | Access | Acronym | | Description |
| 15 : 14 | 00b | RO | | Reserved | |
| 13:12 | 00b | RW | FD6MCODE from Device 6 Queue Max | | Size-code |
| 11:10 | 00b | RO | | Reserved | |
| 09:08 | 00b | RW | FD4MCODE | from Device 4 Queue Max | Size-code |
| 07:06 | 00b | RO | | Reserved | |
| 05 : 04 | 00b | RW | FD2MCODE from Device 2 Queue Max | | Size-code |
| 03:02 | 00b | RO | Reserved | | |
| 01:00 | 00b | RW | FD0MCODE | from Device 0 Queue Max | Size-code |

Notes:

- The meaning of the code 00b: No-limit, 01b: 4-packet, 10b: 8-packet, 11b: 16-packet. Only DWord accesses to these registers are permitted.

3.3.2.4 **Downstream Queue Max Size Register**

Table 77. 00Ch: Downstream Queue Max Size Register

| Size: 32-bit | | Default: 0000000h | | Power Well: Core | |
|--------------|--------------------------|--------------------------|--------------------|--|--|
| Acce | Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 00Ch Offset End: 00Fh |
| Bit Range | Default | Access | Acronym | | Description |
| 31 : 26 | 00b | RO | | Reserved | |
| 25 : 24 | 00b | RW | TD12MCODE | to Device 12 Queue Max S | iize-code |
| 23 : 22 | 00b | RO | | Reserved | |
| 21 : 20 | 00b | RW | TD10MCODE | to Device 10 Queue Max S | iize-code |
| 19:18 | 00b | RO | | Reserved | |
| 17 : 16 | 00b | RW | TD8MCODE | to Device 8 Queue Max Siz | ze-code |
| 15 : 14 | 00b | RO | | Reserved | |
| 13:12 | 00b | RW | TD6MCODE | to Device 6 Queue Max Siz | ze-code |
| 11:10 | 00b | RO | | Reserved | |
| 09:08 | 00b | RW | TD4MCODE | to Device 4 Queue Max Siz | ze-code |
| 07 : 06 | 00b | RO | Reserved | | |
| 05 : 04 | 00b | RW | TD2MCODE | 2MCODE to Device 2 Queue Max Size-code | |
| 03:02 | 00b | RO | Reserved | | |
| 01:00 | 00b | RW | TD0MC0DE | to Device 0 Queue Max Siz | ze-code |

Notes:

- The meaning of the code 00b: No-limit, 01b: 4-packet, 10b: 8-packet, 11b: 16-packet. Only DWord accesses to these registers are permitted.

 ${\bf Intel}^{\it @} \ {\bf Platform} \ {\bf Controller} \ {\bf Hub} \ {\bf EG20T} \\ {\bf Datasheet}$ 102



103

3.3.2.5 **Completion Response Time-out Register**

Table 78. 010h: Completion Response Time-out Register

| Size: 32-bit | | Default | :: 02222222h | Power Well: Core | |
|--------------------------|---------|-------------------|--|------------------------------|--|
| Access PCI Configuration | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 010h Offset End: 013h |
| Bit Range | Default | Access | Acronym | | Description |
| 31 : 26 | 00b | RO | | Reserved | |
| 25 : 24 | 10b | RW | D12CST | Device 12 Completion resp | oonse time out Code |
| 23 : 22 | 00b | RO | | Reserved | |
| 21 : 20 | 10b | RW | D10CST | Device 10 Completion res | ponse time out Code |
| 19 : 18 | 00b | RO | | Reserved | |
| 17 : 16 | 10b | RW | D8CST | Device 8 Completion response | onse time out Code |
| 15 : 14 | 00b | RO | | Reserved | |
| 13:12 | 10b | RW | D6CST | Device 6 Completion response | onse time out Code |
| 11:10 | 00b | RO | | Reserved | |
| 09 : 08 | 10b | RW | D4CST | Device 4 Completion response | onse time out Code |
| 07 : 06 | 00b | RO | | Reserved | |
| 05 : 04 | 10b | RW | D2CST Device 2 Completion response time out Code | | onse time out Code |
| 03:02 | 00b | RO | Reserved | | |
| 01:00 | 10b | RW | D0CST | Device 0 Completion response | onse time out Code |

Notes:

The meaning of this code 00b: [Infinite], 01b:[50us], 10b:[10ms], 11b:[50ms]. Only DWord accesses to these registers are permitted.

3.3.2.6 **Device Read Pre-Fetch Control Register**

014h: Device Read Pre-Fetch Control Register (Sheet 1 of 2) **Table 79.**

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|--------------------------|---------|--------------------|----------------------------------|--|--------------------------|
| Access PCI Configuration | | B:D:F D0:F0 | | Offset Start: 014h Offset End: 017h | |
| Bit Range | Default | Access | Acronym | | Description |
| 31 : 28 | 00b | RW | Reserved | | |
| 27 : 26 | 00b | RW | D12EXTV | Device 12 extension time | Value Code |
| 25 : 24 | 00b | RW | D12PMRW | Device 12 Pre-Memory Re | ad DWord Size Value Code |
| 23 : 22 | 00b | RW | D10EXTV | Device 10 slave extension | time Value Code |
| 21:20 | 00b | RW | D10PMRW Device 10 Pre-Memory Re- | | ad DWord Size Value Code |
| 19:18 | 00b | RW | D8EXTV | Device 8 slave extension t | ime Value Code |

Intel[®] Platform Controller Hub EG20T Datasheet July 2012 Order Number: 324211-009US



Table 79. 014h: Device Read Pre-Fetch Control Register (Sheet 2 of 2)

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core | |
|--------------------|---------|-------------------|---|---|--|--|
| Access PCI Configu | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 014h Offset End: 017h | |
| Bit Range | Default | Access | Acronym | | Description | |
| 17:16 | 00b | RW | D8PMRW Device 8 Pre-Memory Read DWord Size Value Code | | d DWord Size Value Code | |
| 15 : 14 | 00b | RW | D6EXTV | D6EXTV Device 6 slave extension time Value Code | | |
| 13:12 | 00b | RW | D6PMRW Device 6 Pre-Memory Read DWord Size Value Code | | d DWord Size Value Code | |
| 11:10 | 00b | RW | D4EXTV Device 4 slave extension time Value Code | | ime Value Code | |
| 09:08 | 00b | RW | D4PMRW | Device 4 Pre-Memory Read DWord Size Value Code | | |
| 07:06 | 00b | RW | D2EXTV | Device 2 slave extension time Value Code | | |
| 05 : 04 | 00b | RW | D2PMRW | Device 2 Pre-Memory Read DWord Size Value Code | | |
| 03:02 | 00b | RW | D0EXTV | Device 0 slave extension time Value Code | | |
| 01:00 | 00b | RW | D0PMRW Device 0 Pre-Memory Read DWord Size Value Code | | | |

Notes:

- The meaning of Pre-Memory Read DWord Size Value Code 00b: [No-Pre Read], 01b: [32 DWords], 10b: [64 DWords], 11b: 1.
- 2.
- The meaning of Pre-Memory Read DWord Size Value Code 00b: [No-Pre Read], 01b: [32 DWords], 10b: [64 DWords], 11 [128 DWords].

 The meaning of slave extension time Value Code 00b: [8 clock cycles wait], 01b: [16 clock cycles wait], 10b: [32 clock cycles wait], 11b: [64 clock cycles wait]

 This register controls speculative DMA transfers of Device.

 When internal PCI compatible bus performs Read access by 16 bursts (1 burst = 16 DWords), the size of pre-fetch is specified by "Memory Read DWord Size Value Code"

 The time specified by "slave extension time Value Code" delays change of a bus master.

 Only DWord accesses to these registers are permitted. 3. 4.
- Only DWord accesses to these registers are permitted.

Dead Lock Avoid Type Selector Register 3.3.2.7

Table 80. 018h: Dead Lock Avoid Type Selector Register

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core | |
|-------------------|---------------|-------------------|---------------------------|---|--|--|
| Access PCI Config | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 018h Offset End: 01Bh | |
| Bit Range | Default | Access | Acronym | Description | | |
| 31 : 01 | 000000 00h | RO | | Reserved | | |
| 00 | 0b | RW | DLAT | Dead Lock Avoid type select 0 = Dead Lock Avoid System 1st Stop Upstream 1 = Dead Lock Avoid System 1st Stop Downstream | | |

Note: Only DWord accesses to these registers are permitted.

Intel® Platform Controller Hub EG20T Datasheet 104



Interrupt Pin Register Write Permit Register 0 3.3.2.8

020h: Interrupt Pin Register Write Permit Register 0 Table 81.

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core | |
|---------------|---------|-------------------|---|---|--|--|
| Access PCI Co | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 020h Offset End: 023h | |
| Bit Range | Default | Access | Acronym | | Description | |
| 31 : 21 | 0h | RO | | Reserved | | |
| 20 | 0b | RW | D2F4IPR | Device 2 Function 4 Interrupt Pin register Write Permit | | |
| 19 | 0b | RW | D2F3IPR | Device 2 Function 3 Interrupt Pin register Write Permit | | |
| 18 | 0b | RW | D2F2IPR Device 2 Function 2 Interrupt Pin register Write Permit | | upt Pin register Write Permit | |
| 17 | 0b | RW | D2F1IPR | Device 2 Function 1 Interrupt Pin register Write Permit | | |
| 16 | 0b | RW | D2F0IPR | Device 2 Function 0 Interr | upt Pin register Write Permit | |
| 15:03 | 0h | RO | | Reserved | | |
| 02 | 0b | RW | D0F2IPR | Device 0 Function 2 Interrupt Pin register Write Permit | | |
| 01 | 0b | RW | D0F1IPR | Device 0 Function 1 Interrupt Pin register Write Permit | | |
| 00 | 0b | RW | D0F0IPR Device 0 Function 0 Interrupt Pin register Write Permit | | | |

Notes:

- If Interrupt Pin register Write Permit is "1", write access to Interrupt Pin register is permitted. Only DWord accesses to these registers are permitted.

3.3.2.9 **Interrupt Pin Register Write Permit Register 1**

024h: Interrupt Pin Register Write Permit Register 1 Table 82.

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core | |
|------------------|---------|-------------------|---------------------------|---|--|--|
| Access PCI Confi | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 024h Offset End: 027h | |
| Bit Range | Default | Access | Acronym | | Description | |
| 31:17 | 0h | RO | Reserved | | | |
| 16 | 0b | RW | D6F0IPR | Device 6 Function 0 Interr | upt Pin register Write Permit | |
| 15:02 | 0h | RO | | Reserved | | |
| 01 | 0b | RW | D4F1IPR | 04F1IPR Device 4 Function 1 Interrupt Pin register Write Permit | | |
| 00 | 0b | RW | D4F0IPR | D4F0IPR Device 4 Function 0 Interrupt Pin register Write Permit | | |

Notes:

- If Interrupt Pin register Write Permit is "1", write access to Interrupt Pin register is permitted. Only DWord accesses to these registers are permitted.

Intel® Platform Controller Hub EG20T July 2012 Datasheet Order Number: 324211-009US 105



Interrupt Pin Register Write Permit Register 2 3.3.2.10

028h: Interrupt Pin Register Write Permit Register 2 Table 83.

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core | |
|--------------|---------|-------------------|---|---|--|--|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 028h Offset End: 02Bh | |
| Bit Range | Default | Access | Acronym | | Description | |
| 31 : 21 | 0h | RO | Reserved | | | |
| 20 | 0b | RW | D10F4IPR | R Device 10 Function 4 Interrupt Pin register Write Permit | | |
| 19 | 0b | RW | D10F3IPR | D10F3IPR Device 10 Function 3 Interrupt Pin register Write Permit | | |
| 18 | 0b | RW | D10F2IPR | 10F2IPR Device 10 Function 2 Interrupt Pin register Write Permit | | |
| 17 | 0b | RW | D10F1IPR Device 10 Function 1 Interrupt Pin register Write Permit | | rupt Pin register Write Permit | |
| 16 | 0b | RW | D10F0IPR | Device 10 Function 0 Interrupt Pin register Write Permit | | |
| 15: 04 | 0h | RO | | Reserved | | |
| 03 | 0b | RW | D8F3IPR | Device 8 Function 3 Interrupt Pin register Write Permit | | |
| 02 | 0b | RW | D8F2IPR | Device 8 Function 2 Interrupt Pin register Write Permit | | |
| 01 | 0b | RW | D8F1IPR | Device 8 Function 1 Interrupt Pin register Write Permit | | |
| 00 | 0b | RW | D8F0IPR | D8F0IPR Device 8 Function 0 Interrupt Pin register Write Permit | | |

Notes:

- If Interrupt Pin register Write Permit is "1", write access to Interrupt Pin register is permitted. Only DWord accesses to these registers are permitted.

Interrupt Pin Register Write Permit Register 3 3.3.2.11

Table 84. 02Ch: Interrupt Pin Register Write Permit Register 3

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core | |
|--------------|---------|-------------------|---|----------|--|--|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 02Ch Offset End: 02Fh | |
| Bit Range | Default | Access | Acronym | | Description | |
| 31:05 | 0h | RO | | Reserved | | |
| 04 | 0b | RW | D12F4IPR Device 12 Function 4 Inte | | rupt Pin register Write Permit | |
| 03 | 0b | RW | D12F3IPR Device 12 Function 3 Inte | | rupt Pin register Write Permit | |
| 02 | 0b | RW | D12F2IPR Device 12 Function 2 Interrupt Pin register Write Permit | | rupt Pin register Write Permit | |
| 01 | 0b | RW | D12F1IPR Device 12 Function 1 Interrupt P | | rupt Pin register Write Permit | |
| 00 | 0b | RW | D12F0IPR Device 12 Function 0 Interrupt Pin register Write Permit | | rupt Pin register Write Permit | |

Notes:

- If Interrupt Pin register Write Permit is "1", write access to Interrupt Pin register is permitted. Only DWord accesses to these registers are permitted.

 ${\bf Intel}^{\it @} \ {\bf Platform} \ {\bf Controller} \ {\bf Hub} \ {\bf EG20T} \\ {\bf Datasheet}$ 106

July 2012 Order Number: 324211-009US



3.3.2.12 **Interrupt Reduction Control Register**

Interrupt Reduction Control register exists for each PCI Function (except for D0:F0 Packet Hub Control) as shown in Section 3.4.2.1, "Related Registers" on page 111 and the addresses for them are listed in Section 3.2.2.2, "Device Control Registers" on page 89.

Table 85. 040h: Interrupt Reduction Control Register

| Size: 32-bit | | | Default: 00020000h | | Power Well: Core | |
|--------------|---------|-------------------|---------------------------|----------------------|---|--|
| Access | | PCI Configuration | B:D:F D0:F0 | | Offset Start: 040h-23C Offset End: 043h-23Fh | |
| Bit Range | Default | Access | Acronym | Description | | |
| 31 : 24 | 00h | RO | | Reserved | | |
| 23 : 16 | 002h | RW | | Reserved | | |
| 15:10 | 00h | RO | | Reserved | | |
| 09:00 | 000h | RW | IWV | Interrupt Wait value | | |

Notes:

- 1. 2.
- The time period of this value is 5 microseconds. "Interrupt Wait value" sets up delay time, after an interrupt occurs until it sends a packet. Only DWord accesses to these registers are permitted.

3.4 **Functional Description**

3.4.1 QoS

QoS is controlled at the Device level.

The parameters of QoS are the Queue max size and level of priority for each Device.


Queue max size restricts the quantity of packets from the Device to the Queue. In other words, packets from the Device beyond this value do not go into the Queue.

Priority determines the priority of packet transmission. A priority can be specified independently for every Device. High priority Device is granted for transaction, in the meantime transactions from lower priority Devices are pending. For Devices with same priority, transactions are granted based on Round-Robin sequence. There are eight priority levels.

Intel® Platform Controller Hub EG20T July 2012 Datasheet Order Number: 324211-009US 107



Figure 4. QoS Mechanism



Example 1: When having the priority of CAN the highest value 000b is set to the "BASE(Dev0, Func0 BAR1 register value)+004h [bit 26: 24]". Even when the speed of PCI Express Bridge falls off, upstream-data of CAN is transmitted without failure.

3.4.1.1 Related Registers

Priority register determines the priority of packet transmission. A priority can be specified independently for every Device. High priority Device is granted for transaction, in the meantime transactions from lower priority Devices are pending. For Devices with same priority, transactions are granted based on Round-Robin sequence.

Priority value 000b means highest priority, and 111b means lowest priority

The meaning of the size codes:

• 00b: No-limit

• 01b: 4-packet is maximum

• 10b: 8-packet is maximum

• 11b: 16-packet is maximum

Table 86. List of QoS Control Registers (Sheet 1 of 2)

| Device Number | Parameter= Register [bit position] | Function Number | Internal Function |
|------------------|--|--------------------|----------------------|
| | | 0 | Packet Hub |
| 0 | <pre>priority = QP_VAL [2: 0] size = UPQ_MXSZ [1: 0]</pre> | 1 | Gigabit Ethernet MAC |
| | | 2 | GPIO |



Table 86. List of QoS Control Registers (Sheet 2 of 2)

| Device Number | Parameter= Register [bit position] | Function Number | Internal Function |
|------------------|--|--------------------|-------------------|
| | | 0 | USB OHCI |
| | | 1 | USB OHCI |
| 2 | priority= QP_VAL [6: 4] size= UPQ_MXSZ [5: 4] | 2 | USB OHCI |
| | 5.25 | 3 | USB EHCI |
| | | 4 | USB Device |
| 4 | priority= QP_VAL [10: 8] | 0 | SD Host |
| 7 | size= UPQ_MXSZ [9: 8] | 1 | SD Host |
| 6 | priority= QP_VAL [14: 12] size= UPQ_MXSZ [13: 12] | 0 | SATA |
| | | 0 | USB OHCI |
| 8 | priority= QP_VAL [18: 16] | 1 | USB OHCI |
| 8 | size= UPQ_MXSZ [17: 16] | 2 | USB OHCI |
| | | 3 | USB EHCI |
| | | 0 | Shared DMA |
| | | 1 | UART #0 |
| 10 | priority= QP_VAL [22: 20] size= UPQ_MXSZ [21: 20] | 2 | UART #1 |
| | 0.20 0. € | 3 | UART #2 |
| | | 4 | UART #3 |
| | | 0 | Shared DMA |
| | | 1 | SPI |
| 12 | priority= QP_VAL [26: 24] size= UPQ_MXSZ [25: 24] | 2 | I ² C |
| | | 3 | CAN |
| | | 4 | IEE1588 |

3.4.2 Interrupt Reduction Mechanism

When an interrupt occurs the interrupt circuit notifies this mechanism. This mechanism pools the interrupt. Simultaneously down counting is started. The initial value of down count (for every interrupt) can be changed by software.


All of the interrupts that have been pooled are sent to the CPU when the down count value becomes 0.

According to this mechanism, the CPU can process two or more interrupts simultaneously.

Figure 5 illustrates that this mechanism allows the CPU to remain in low-power C-states longer.



Figure 5. Effect of Interrupt Reduction Mechanism





3.4.2.1 Related Registers

Table 87. List of Interrupt Reduction Control Registers

| Device Number | Function Number | Internal Function | Register |
|------------------|--------------------|----------------------|-------------|
| | 0 | Packet Hub | |
| 0 | 1 | Gigabit Ethernet MAC | INTRD_D0F1 |
| | 2 | GPIO | INTRD_D0F2 |
| | 0 | USB OHCI | INTRD_D2F0 |
| | 1 | USB OHCI | INTRD_D2F1 |
| 2 | 2 | USB OHCI | INTRD_D2F2 |
| | 3 | USB EHCI | INTRD_D2F3 |
| | 4 | USB Device | INTRD_D2F4 |
| 4 | 0 | SD Host | INTRD_D4F0 |
| 4 | 1 | SD Host | INTRD_D4F1 |
| 6 | 0 | SATA | INTRD_D6F0 |
| | 0 | USB OHCI | INTRD_D8F0 |
| 8 | 1 | USB OHCI | INTRD_D8F1 |
| 0 | 2 | USB OHCI | INTRD_D8F2 |
| | 3 | USB EHCI | INTRD_D8F3 |
| | 0 | Shared DMA | INTRD_D10F0 |
| | 1 | UART #0 | INTRD_D10F1 |
| 10 | 2 | UART #1 | INTRD_D10F2 |
| | 3 | UART #2 | INTRD_D10F3 |
| | 4 | UART #3 | INTRD_D10F4 |
| | 0 | Shared DMA | INTRD_D12F0 |
| | 1 | SPI | INTRD_D12F1 |
| 12 | 2 | I ² C | INTRD_D12F2 |
| | 3 | CAN | INTRD_D12F3 |
| | 4 | IEE1588 | INTRD_D12F4 |

Note: Refer to Section 3.3.2.12. for details



Table 88 shows the relationship between PCI Function and INTx. One MSI is available to each PCI Function.

Table 88. List of INTx and MSI

| Device Number | Function Number | Internal Function | IntPin | Device Level | Chip Level | Number of MSI |
|------------------|--------------------|----------------------|--------|-----------------|---------------|------------------|
| | 0 | Packet Hub | 0 | - | - | - |
| 0 | 1 | Gigabit Ethernet MAC | 1 | INTA | INTA | 1 |
| | 2 | GPIO | 1 | INTA | INTA | 1 |
| | 0 | USB OHCI | 2 | INTB | INTD | 1 |
| | 1 | USB OHCI | 2 | INTB | INTD | 1 |
| 2 | 2 | USB OHCI | 2 | INTB | INTD | 1 |
| | 3 | USB EHCI | 2 | INTB | INTD | 1 |
| | 4 | USB Device | 2 | INTB | INTD | 1 |
| 4 | 0 | SD Host | 3 | INTC | INTC | 1 |
| 4 | 1 | SD Host | 3 | INTC | INTC | 1 |
| 6 | 0 | SATA | 4 | INTD | INTB | 1 |
| | 0 | USB OHCI | 1 | INTA | INTA | 1 |
| 8 | 1 | USB OHCI | 1 | INTA | INTA | 1 |
| 0 | 2 | USB OHCI | 1 | INTA | INTA | 1 |
| | 3 | USB EHCI | 1 | INTA | INTA | 1 |
| | 0 | Shared DMA | 2 | INTB | INTD | 1 |
| | 1 | UART #0 | 2 | INTB | INTD | 1 |
| 10 | 2 | UART #1 | 2 | INTB | INTD | 1 |
| | 3 | UART #2 | 2 | INTB | INTD | 1 |
| | 4 | UART #3 | 2 | INTB | INTD | 1 |
| | 0 | Shared DMA | 3 | INTC | INTC | 1 |
| | 1 | SPI | 3 | INTC | INTC | 1 |
| 12 | 2 | I ² C | 3 | INTC | INTC | 1 |
| | 3 | CAN | 3 | INTC | INTC | 1 |
| | 4 | IEEE1588 | 3 | INTC | INTC | 1 |

§ §



4.0 Serial ROM Interface

4.1 Overview

The Serial ROM interface controls the Serial ROM (SROM) interconnect using the SPI protocol. This interface performs following roles:

- Initialization of hardware for Ethernet function and of PCI configuration. The SPI-ROM operates using packet mode, which performs 4 bytes of Read or Write at a time (56 SPI-cycle/operation).
 - Initialization of MAC-address of Gigabit Ethernet
 - Initialization of "Subsystem ID" or "Subsystem Vendor ID" of each PCI device in the Intel[®] Platform Controller Hub EG20T
- Access to option ROM space for AHCI SATA function (ROM mode).

4.1.1 Terminal Connection When Not Connecting Serial ROM

The terminal connection for the case when the Serial ROM is not connected is listed as follows. The operation of the $Intel^{\circledR}$ PCH EG20T is not guaranteed if this guideline is not followed.

- sromif cs Open
- sromif_clk Open
- sromif_dout Open
- sromif_din Pull-down 10 kΩ resistor

4.1.2 Serial ROM Address Map Structure


The Serial ROM is SPI EEPROM (from 1 kB to 64 kB) supporting 8-bit transactions. The Serial ROM connects directly to the Serial ROM interconnect. Serial ROM address MAP is shown as follows.

Note:

Intel $^{\mathbb{R}}$ Platform Controller Hub EG20T reverses Byte alignment in DWord boundary through Expansion ROM Space. Please refer to Section 4.2.3, "Example of Serial ROM Data" on page 120 for an example.



Figure 6. Address Map of Each Use Case




4.1.2.1 Option ROM Space

This space is the Expansion ROM space for the SATA interface (Device No= 6, Function No= 0). The relationship between Serial ROM address and Expansion ROM Space Address is expressed by the following formulas.

Serial ROM address = PCI address - ERBA_SATA + 0080h

Note: **ERBA_SATA** is the Expansion ROM Base Address Value of SATA.

Figure 7. Relationship Between Option ROM Space in Serial ROM and Expansion ROM Space of SATA



4.1.2.2 Initialize Data Space

The Initialize data is contained in this space. Initialize data is used for two purposes:

• Initialization of MAC-address of Gigabit Ethernet

Downloaded from Arrow.com.



 \bullet Initialization of Subsystem ID or Subsystem Vendor ID of each PCI device in the Intel $^{\circledR}$ PCH EG20T

4.1.2.2.1 Structure of Initialization of MAC Address of Gigabit Ethernet

| DWord | | Ву | /te | Ad | dr | [+: | 3] | | | Ву | te | Ad | dr | [+: | 2] | | Byte Addr [+1] | | | | | | | Ву | /te | Ad | dr | [+(| 0] | | | |
|-------|---|----|-----|------|------|-----|----|---|---|----|----|------|-----|-----|----|---|----------------|---|----|------|-----|-----|---|----|-----|----|----|------|-----|-----|---|---|
| Addr | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | | | | Αll | "0" | | | | | | | ΑII | "0" | | | | | | | ΑII | "0" | | | | | | | 80 |)h | | | |
| 2 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 3 | | | MA | C[4 | 17:4 | 40] | | | | ı | МΑ | C [3 | 39: | 32] | | | | | MA | C [: | 31: | 24] | | | | | MA | C [2 | 23: | 16] | | |
| 4 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 5 | | | MA | AC [| 15 | :8] | | | | | MA | ٩C | [7: | 0] | | | | | | ΑII | "0" | | | | | | | ΑII | "0" | | | |
| 6 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| 7 | | | | 01 | Lh | | | | | | | ΑII | "0" | | | | | | | All | "0" | | | | | | | ΑII | "0" | | | |

Note: Data size is 24 bytes.

4.1.2.2.2 Structure of Initialization of Subsystem ID or Subsystem Vendor ID

Device No and **Func No** are the Device numbers and Function numbers of the device.

- When setting up only Subsystem ID, a Subsystem Vendor ID value is set to 0.
- When setting up only Subsystem Vendor ID, a Subsystem ID value is set to 0.
- When not using "Expansion ROM Space for SATA," it can be repeated for each device in the Intel[®] PCH EG20T. The number of repetitions is restricted to 14. When writing in the same address, the data written later is effective.

| DWord | | Ву | /te | Ad | dr | [+: | 3] | | | Ву | /te | Ad | dr | [+2 | 2] | | | В | yte | Ad | ldr | [+ | 1] | | | В | yte | Ad | dr | [+(| D] | |
|-------|---|-----|------|----|-----------|-----|------|---|---|-----|-----|----|-----------|-----|-------|---|---|-----|------|------|-----|-----|-----------|---|---|----|-----|-----|------|-----|------------|---|
| Addr | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | ev | ice | No | • | ı | Fun No | | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 1 | S | ubs | syst | | Ve :0] | ndo | or I | O | S | ubs | , | | Ve :8] | | or II | D | | Sub | osy: | ster | n I | D [| 7:0 |] | S | ub | sys | tem | ı IC | [1 | 5:8 |] |

Note: Data size is 8 bytes.

Table 89 shows the relationship between a device (built into the Intel $^{\circledR}$ PCH EG20T) and Device No. and Func No.

Table 89. List of PCI Device and Function Number in the Intel® Platform Controller Hub EG20T (Sheet 1 of 2)

| Device Name | Device No | Func No | Device Name | Device No | Func No |
|----------------------|--------------|------------|----------------|--------------|------------|
| Packet Hub | 0 | 0 | Local DMA | 10 | 0 |
| Gigabit Ethernet MAC | 0 | 1 | UART FIFO256 | 10 | 1 |
| GPIO | 0 | 2 | UART FIFO64 #0 | 10 | 2 |

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 115



Table 89. List of PCI Device and Function Number in the Intel[®] Platform Controller Hub EG20T (Sheet 2 of 2)

| USB OHCI #0 | 2 | 0 | UART FIFO64 #1 | 10 | 3 |
|-------------|---|---|------------------|----|---|
| USB OHCI #1 | 2 | 1 | UART FIFO64 #2 | 10 | 4 |
| USB OHCI #2 | 2 | 2 | Local DMA | 12 | 0 |
| USB EHCI | 2 | 3 | SPI | 12 | 1 |
| USB device | 2 | 4 | I ² C | 12 | 2 |
| SD Host #0 | 4 | 0 | CAN | 12 | 3 |
| SD Host #1 | 4 | 1 | IEEE1588 | 12 | 4 |
| SATA | 6 | 0 | | | |
| USB OHCI #3 | 8 | 0 | | | |
| USB OHCI #4 | 8 | 1 | | | |
| USB OHCI #5 | 8 | 2 | | | |
| USB EHCI | 8 | 3 | | | |

Initialize data space is constituted from:

- Not more than one initialization of MAC-address of Gigabit Ethernet data
- Zero or more Initialization of Subsystem ID or Subsystem Vendor ID data
- Last 8 bytes all 0 data (indicate the end of Initialize Data Space)

4.1.2.3 Control Space

Control Space is used for state observation and write control of SROM via registers. The registers are explained in Section 4.2.2.2, "Special Address" on page 119.

4.2 Functional Description

4.2.1 Operation Mode

The two operation modes are as follows:

- 1. Packet Write mode
 - At Intel[®] PCH EG20T start-up, the Serial ROM interface operates in Packet Write mode (initialization by hardware for Functions)
 - It starts to download the MAC address of Gigabit Ethernet automatically from the external ROM
 - When Serial ROM is not connected, Packet Write mode is immediately completed by pull-down of sromif_din pin.
 - After the processing ends, it shifts to ROM mode.
- 2. ROM mode (accessing ROM space for Function)
 - Serial ROM interface responds to all the bus requests after power supply; it is necessary to manage requests with software so as not to request Serial ROM interface at the same time.
 - When simultaneous accesses are carried out, an operation is guaranteed, but a waiting time becomes long.
 - In order to write in Serial ROM, it is necessary to set the bit-0 of Serial ROM Interface Control Register to "1."



4.2.2 ROM Mode

Serial ROM is seen as EEPROM of the width of DWord connected with the internal bus in ROM mode. Therefore, Read/Write of each DWord is possible.

The program must perform 1 DWord of Serial ROM write accesses at a time. (Read access supports Byte, Word and DWord). When 1 DW write operation (32 bits = 1 DW) is completed, a waiting time of 5 ms is generated following completion.

The sequence "1 DW writing -> 5ms wait" must be repeated for subsequent operations.

However, high-speed writing is possible by the observation of the Status Register in Serial ROM.


4.2.2.1 The Serial ROM Writing Method

Data can be written in Serial ROM using the Serial ROM Interface.

Data is written in Serial ROM using the Expansion ROM space of Packet Hub (Device No=0, Func No=0). Be sure to write in by 32-bit width. Writing flow is shown in Figure 8.




Figure 8. Serial ROM Write Flowchart



Note: ERBA_HUB defined as Table 59, "30h: ROM_BASE - Extended ROM Base Address Register" on page 95.



Figure 9. Relationship Between 'Serial ROM Space' and 'Expansion ROM Space of Packet Hub



4.2.2.2 Special Address

Serial ROM Address = 0000h

It is reserved as Status Register.

Therefore, Read/Write to Serial ROM address 0000h = Read/Write to Status Register.

4.2.2.2.1 Status Register

Table 90. 00h: Status Register (Sheet 1 of 2)

| Size: 32-b | it | | Default | : 00h | Power Well: Core |
|-------------------|---------|-------------------|---------|--|--|
| Acce | | PCI Configuration | B:D:F | D0:F0 | Offset Start: 00h Offset End: 03h |
| | | Memory Mapped IO | BAR | R ERBA_HUB | Offset: 00h |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :04 | 0h | RO | RSVD | Reserved | |
| 03:02 | 0 | RW | ВР | Serial ROM Array Addre "00" Non Array Addresses "01" Higher 1/4 Array Add "10" Higher 1/2 Array Add "11" All Array Addresses P | Protected resses Protected resses Protected resses Protected |
| 01 | 0 | RO | WEL | Serial ROM Write Enable 0 = Indicates that the dev 1 = Indicates that the dev | vice is not write enabled |



Table 90. 00h: Status Register (Sheet 2 of 2)

| Size: 32-b | it | | Default | : 00h | Power Well: Core |
|-------------------|---------|-------------------|---------|---|--------------------------------------|
| Acce | | PCI Configuration | B:D:F | D0:F0 | Offset Start: 00h Offset End: 03h |
| | | Memory Mapped IO | BAR | ERBA_HUB | Offset: 00h |
| Bit Range | Default | Access | Acronym | | Description |
| 00 | 0b | RO | WIP | Serial ROM Write In Pro 0 = Indicates that the det 1 = Indicates that the wri | vice is ready |

4.2.2.2.2 Serial ROM Interface Control Register

Table 91. 04h: Serial ROM Interface Control Register

| Size: 32-b | it | | Default | : 00h | Power Well: Core |
|-------------------|---------|-------------------|---------|---|---|
| Acce | | PCI Configuration | B:D:F | D0:F0 | Offset Start: 04h Offset End: 07h |
| | | Memory Mapped IO | BAR | ERBA_HUB | Offset: 04h |
| Bit Range | Default | Access | Acronym | | Description |
| 31:01 | 00h | RO | | Reserved. | |
| 00 | 0b | RW | SROMPMT | Serial ROM Permit: In or set this bit to "1". | rder to write in Serial ROM, it is necessary to |

4.2.3 Example of Serial ROM Data

4.2.3.1 When Not Using Initialize Function

| Serial ROM Address | Data | Serial ROM Address | Data | Serial ROM Address | Data | Serial ROM Address | Data |
|-----------------------|------|-----------------------|------|--------------------------|------|--------------------------|------|
| 0008h | 00h | 0009h | 00h | 000Ah | 00h | 000Bh | 00h |
| 000Ch | 00h | 000Dh | 00h | 000Eh | 00h | 000Fh | 00h |

Note: Even when not using Initialize, 8 bytes of "0" is required.

4.2.3.2 Only MAC Address Set

This example sets MAC-address = 12:34:56:78:9A:BC

| Serial ROM Address | Data | Serial ROM Address | Data | Serial ROM Address | Data | Serial ROM Address | Data |
|-----------------------|------|-----------------------|------|--------------------------|------|--------------------------|------|
| 0008h | BCh | 0009h | 10h | 000Ah | 01h | 000Bh | 02h |
| 000Ch | 00h | 000Dh | 00h | 000Eh | 00h | 000Fh | 80h |
| 0010h | BCh | 0011h | 10h | 0012h | 01h | 0013h | 18h |
| 0014h | 12h | 0015h | 34h | 0016h | 56h | 0017h | 78h |
| 0018h | BCh | 0019h | 10h | 001Ah | 01h | 001Bh | 19h |
| 001Ch | 9Ah | 001Dh | BCh | 001Eh | 00h | 001Fh | 00h |



| Serial ROM Address | Data | Serial ROM Address | Data | Serial ROM Address | Data | Serial ROM Address | Data |
|-----------------------|------|-----------------------|------|--------------------------|------|--------------------------|------|
| 0020h | BCh | 0021h | 10h | 0022h | 01h | 0023h | 3Ah |
| 0024h | 01h | 0025h | 00h | 0026h | 00h | 0027h | 00h |
| 0028h | 00h | 0029h | 00h | 002Ah | 00h | 0028h | 00h |
| 002Ch | 00h | 002Dh | 00h | 002Eh | 00h | 002Fh | 00h |

Note: ETHER_MODE (GbE offset 08h register) is changed into "1: Operates in GMII/RGMII Mode" by this SROM processing.

4.2.3.3 Only Subsystem ID or Subsystem Vendor ID Set

This example GPIO (Device No = 0, Func No = 2) set Subsystem ID = 3344h

| Serial ROM Address | Data | Serial ROM Address | Data | SERIAL ROM Address | Data | SERIAL ROM Address | Data |
|-----------------------|------|-----------------------|------|--------------------------|------|--------------------------|------|
| 0008h | 7Ch | 0009h | 00h | 000Ah | 02h | 000Bh | 0Bh |
| 000Ch | 00h | 000Dh | 00h | 000Eh | 44h | 000Fh | 33h |
| 0010h | 00h | 0011h | 00h | 0012h | 00h | 0013h | 00h |
| 0014h | 00h | 0015h | 00h | 0016h | 00h | 0017h | 00h |

4.2.3.4 MAC Address & Subsystem ID or Subsystem Vendor ID Set

This example sets MAC-address= **89:AB:CD:EF:01:23**, IEE1588 (Device No = 12 Func No = 4) and sets Subsystem ID = **1234h**, Subsystem Vender ID= **FEDCh**

| SERIAL ROM Address | Data | SERIAL ROM Address | Date | SERIAL ROM Address | Data | SERIAL ROM Address | Data |
|--------------------------|------|--------------------------|------|--------------------------|------|--------------------------|------|
| 0008h | BCh | 0009h | 10h | 000Ah | 01h | 000Bh | 02h |
| 000Ch | 00h | 000Dh | 00h | 000Eh | 00h | 000Fh | 80h |
| 0010h | BCh | 0011h | 10h | 0012h | 01h | 0013h | 18h |
| 0014h | 89h | 0015h | ABh | 0016h | CDh | 0017h | EFh |
| 0018h | BCh | 0019h | 10h | 001Ah | 01h | 001Bh | 19h |
| 001Ch | 01h | 001Dh | 23h | 001Eh | 00h | 001Fh | 00h |
| 0020h | BCh | 0021h | 10h | 0022h | 01h | 0023h | 3Ah |
| 0024h | 01h | 0025h | 00h | 0026h | 00h | 0027h | 00h |
| 0028h | 7Ch | 0029h | 00h | 002Ah | 64h | 002Bh | 0Bh |
| 002Ch | DCh | 002Dh | FEh | 002Eh | 34h | 002Fh | 12h |
| 0030h | 00h | 0031h | 00h | 0032h | 00h | 0033h | 00h |
| 0034h | 00h | 0035h | 00h | 0036h | 00h | 0037h | 00h |

Note: ETHER_MODE (GbE offset 08h register) is changed into "1: Operates in GMII/RGMII Mode" by this SROM processing.

§ §

July 2012 Order Number: 324211-009US





Intel[®] Platform Controller Hub EG20T Datasheet 122



5.0 Clocks

5.1 Overview

This chapter describes the Intel[®] Platform Controller Hub EG20T clock system control. The Intel[®] PCH EG20T contains many clock frequency domains to support its various interfaces. Table 92 summarizes these domains and Figure 10 shows the Intel[®] PCH EG20T clock diagram. For additional information about clock and reset sequences, refer to Chapter 6.0, "Power Management".

5.2 Clock Description

Table 92. Clock Domains (Clock Inputs/Peripheral Clocks)

| Clock Domain | Signal Name | Frequency | Source (Example) | |
|---------------------------------|-------------------------------|--------------|--|--|
| PCI Express | pcie_clkp pcie_clkn | 100 MHz | Clock Generator | |
| SATA | sata0_clkp sata0_clkn 75 M | | Clock Generator | |
| USB host | usb 48mhz | 48 MHz | Crystal oscillator | |
| USB device | 435_1011112 | 10 1 1112 | Crystal Oscillator | |
| Gigabit Ethernet / System Clock | sys_25mhz | 25 MHz | Crystal oscillator | |
| UART | uart_clk | Up to 64 MHz | Crystal oscillator or USB_48MHz or SYS_25MHz | |

Table 93. Clock Domains (Derivative Clocks/Peripheral Clocks) (Sheet 1 of 2)

| Clock Domain | Signal Name | Frequency | Source |
|--------------------------|--|---------------|---|
| Gigabit Ethernet | gmii_rxclk gmii_txclki gmii_txclko | Up to 125 MHz | Gigabit Ethernet PHY |
| SD/SDIO/MMC | sdio0_clk sdio1_clk | Up to 50 MHz | Intel [®] PCH EG20T (internal bus clock) |
| I ² C | i2c0_scl | 400 KHz | Intel [®] PCH EG20T (internal bus clock) or External I ² C device |
| SPI | spi_sck | 5 MHz | Intel [®] PCH EG20T (internal bus clock) or External SPI device |
| JTAG | tck | Up to 10 MHz | External JTAG clock |
| SROMIF | sromif_clk | 5 MHz | SYS_25MHz (PLL0 output) |
| Baud Rate Clock for UART | BAUDCLK | Up to 192 MHz | PLL2 output |

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 123




Table 93. Clock Domains (Derivative Clocks/Peripheral Clocks) (Sheet 2 of 2)

| Clock Domain | Signal Name | Frequency | Source | |
|---------------------------|--------------------------------|-----------|---------------------------------|--|
| | PacketHubCLK | 125 MHz | PCI Express internal PLL output | |
| Intel® PCH EG20T Internal | CLKH (High Speed Bus Clock) | 100 MHz | SYS_25MHz (PLL0 output) | |
| | CLKL (Low Speed Bus Clock) | 50 MHz | SYS_25MHz (PLL0 output) | |

5.3 Clock Block Diagram

Figure 10. Intel® Platform Controller Hub EG20T Clock Block Diagram



Note: CANCLKSEL bit should be initialized to "1xb" by software.

Intel[®] Platform Controller Hub EG20T Datasheet 124



5.4 Registers

5.4.1 Memory-Mapped I/O Registers

Table 94. List of Registers

| Offset | Name | Symbol | Access | Size [bits] | Initial Value |
|--------------------------|------------------------------------|--------|--------|-------------|---------------|
| PKTHubCTLBA SE + 500h | CLOCK Configuration Register | CLKCFG | RW | 32 | 20000C00 |

Note: PKTHubCTLBASE is the IO-BASE or MEM-BASE register of the Packet Hub (D0:F0).

5.4.1.1 Clock Configuration Register (CLKCFG)

Table 95. 500h: CLKCFG- Clock Configuration Register (Sheet 1 of 2)

| Size: 32-b | it | | Default: | 20000C00 | Power Well: Core | | |
|-------------------|---------|-------------------|------------|--|---|--|--|
| | | PCI Configuration | B:D:F | D0:F0 | Offset Start: 500h Offset End: 503h | | |
| Acce | ess | Memory Mapped I/O | BAR: | PKTHubCTLBASE | Offset: 500h | | |
| Bit Range | Default | Access | Acronym | Description | | | |
| 31 : 28 | 0010b | RW | CANDIV | Divider Setting for the CAN Clock 0000= divided by 16 1000= divided by 8 0100= divided by 4 0010= divided by 2 0001= divided by 1 Other= Prohibited | | | |
| 27 | 0b | RW | CAN_PWRCHG | This bit is used to choose how the power state changes when it changes to D3. 0 = The power State is changed to D3 in the state of IDLE of a CAN bus. 1 = The power State is immediately changed to D3 not related the state of a CAN bus. | | | |
| 26 | 0b | RO | | Reserved | | | |
| 25 : 24 | 00b | RW | CANCLKSEL | CAN Clock Selection. This bit should be initialize 0x= Prohibited. 1x= CLKL (50MHz) | ed to "1xb" by software before using CAN. | | |
| 23 : 20 | 0h | RW | BAUDDIV | Divider Setting for the I 0000= divide by 16 1111= divide by 15 1110= divide by 14 : 0010= divide by 2 0001= divide by 1 | PLL2 Output. | | |
| 19 | 0b | RO | | Reserved | | | |
| 18 | 0b | RW | UARTCLKSEL | UART Clock Select 0 = Clock selected by BAU 1 = PLL2 output | JDSEL. | | |
| 17 : 16 | 00b | RW | BAUDSEL | Baud Clock Select 00= UART_CLK (From LSI 01= USB_48MHz 1x= SYS_25MHz | pin) | | |



Table 95. 500h: CLKCFG- Clock Configuration Register (Sheet 2 of 2)

| Size: | 32-b | it | | Default | :: 20000C00 | Power Well: Core |
|-------|------|---------|-------------------|---------|---|--|
| | | | PCI Configuration | B:D: | F D0:F0 | Offset Start: 500h Offset End: 503h |
| | Acce | ess | Memory Mapped I/O | BAR | : PKTHubCTLBASE | Offset: 500h |
| Bit R | ange | Default | Access | Acronym | | Description |
| 15 | : 13 | 000b | RO | | Reserved | |
| 12 | : 09 | 0110b | RW | PLL2VCO | VCO Setting for PLL2. 0110 = x 6 0111 = x 7 1000 = x 8 1001 = x 9 1010 = x 10 1011 = x 11 Other = prohibited | |
| | 08 | 0b | RW | PLL2PD | PLL2 Power Down. 0 = PLL2 Enable 1 = PLL2 Power Down | |
| 07 | : 05 | 000b | RO | | Reserved | |
| | 04 | 0b | RW | PLL1PD | PLL1 Power Down. 0 = PLL1 Enable 1 = PLL1 Power Down | |
| 03 | : 01 | 000b | RO | | Reserved | |
| | 00 | 0b | RW | PLL0PD | PLLO Power Down. 0 = PLLO Enable 1 = PLLO Power Down | |

Note: Reserved: This bit is reserved for future expansion. Only "0" is accepted as the write data to the reserved bit. When "1" is written, the operation is not guaranteed.

5.5 Functional Description

5.5.1 System Clock

5.5.1.1 Packet Hub Clock

The Packet Hub Block clock is supplied with PCI Express 125 MHz.

5.5.1.2 Internal BUS Clock of Each Function

Internal Bus Clocks (CLKH=100MHz, CLKL=50MHz) are derived from SYS_25MHz clock.

Until the oscillator and PLLO output are stabilized, system reset input signal must be kept asserted. Refer to Section 6.0, "Power Management" on page 135 for further information about the clocks and resets.

5.5.2 Peripheral Clock

5.5.2.1 Baud Rate Clock (UART/CAN)

Figure 11 shows the structure of the baud rate generation for the UART blocks.

The baud rate clock is generated as follows:




[Baud rate] = [Reference clock] / 16

The Reference Clock is selected from the external clock inputs by setting the registers BAUDSEL, PLL2VCO, and BAUDDIV. Table 96 and Table 98 show the examples of the frequency selection.

The frequency of the Reference Clock is up to 192 MHz. Also, the frequency of the PLL2 output is from 250 MHz to 450 MHz.

The Baud rate should be selected with the sequences described in the following sections. Refer to Chapter 17.0, "UART" for further information.

Figure 11. Baud Rate Generation



 $\it Note:$ CANCLKSEL bit is allowed only setting to "1xb".



Table 96. Baud Rate Generation Example_1

| | | | | | Reference | e Clock Fr | e Clock Frequency [MHz] | | |
|--------------|---------------------------------|-------------|-------------|------------------------------|-----------|------------|-------------------------|--|--|
| | Input | | | PLL | | | | | |
| Clock PIN | Frequency (maximum) [MHz] | BAUD SEL | PLL2 VCO | Output Frequency [MHz] | 1 | 2 | 3 | 4 | |
| | | | 6 | 150 | 150.00 | 75.00 | 50.00 | 37.50 | |
| | | | 7 | 175 | 175.00 | 87.50 | 58.33 | 43.75 | |
| SYS_ | 25 | 10b | 8 | 200 | 200.00 | 100.00 | 66.67 | 50.00 | |
| 25MHz | 25 | 100 | 9 | 225 | 225.00 | 112.50 | 75.00 | 56.25 | |
| | | | 10 | 250 | 250.00 | 125.00 | 83.33 | 62.50 | |
| | | | 11 | 275 | 275.00 | 137.50 | 91.67 | 68.75 | |
| | | | 6 | 288 | 288.00 | 144.00 | 96.00 | 72.00 | |
| | | | 7 | 336 | 336.00 | 168.00 | 112.00 | 4 37.50 43.75 50.00 56.25 62.50 68.75 | |
| USB_ | 48 | 01b | 8 | 384 | 384.00 | 192.00 | 128.00 | | |
| 48MHz | 140 | 015 | 9 | 432 | 432.00 | 216.00 | 144.00 | 108.00 | |
| | | | 10 | 480 | 480.00 | 240.00 | 160.00 | 62.50 68.75 72.00 84.00 96.00 108.00 120.00 132.00 96.00 112.00 | |
| | | | 11 | 528 | 528.00 | 264.00 | 176.00 | 132.00 | |
| | | | 6 | 384 | 384.00 | 192.00 | 128.00 | 96.00 | |
| | | | 7 | 448 | 448.00 | 224.00 | 149.33 | 112.00 | |
| UART | 64 | 00b | 8 | 512 | 512.00 | 256.00 | 170.67 | 128.00 | |
| _CLK | 04 | 000 | 9 | 576 | 576.00 | 288.00 | 192.00 | 144.00 | |
| | | | 10 | 640 | 640.00 | 320.00 | 213.33 | 160.00 | |
| | | | 11 | 704 | 704.00 | 352.00 | 234.67 | 176.00 | |

Note: Gray cells: are prohibited.

Table 97. Baud Rate Generation Example_2 (Sheet 1 of 2)

| | | | | | Reference Clock Frequency [MHz] | | | | |
|--------------|---------------------------------|-------------|-------------|------------------------------|---------------------------------|-------|-------|-------|--|
| | Input | | | PLL | | BAU | JDDIV | | |
| Clock PIN | Frequency (maximum) [MHz] | BAUD SEL | PLL2 VCO | Output Frequency [MHz] | 5 | 6 | 7 | 8 | |
| | | | 6 | 150 | 30.00 | 25.00 | 21.43 | 18.75 | |
| | | | 7 | 175 | 35.00 | 29.17 | 25.00 | 21.88 | |
| SYS_ | 25 | 10b | 8 | 200 | 40.00 | 33.33 | 28.57 | 25.00 | |
| 25MHz 2 | 23 | 100 | 9 | 225 | 45.00 | 37.50 | 32.14 | 28.13 | |
| | | | 10 | 250 | 50.00 | 41.67 | 35.71 | 31.25 | |
| | | | 11 | 275 | 55.00 | 45.83 | 39.29 | 34.38 | |

Intel[®] Platform Controller Hub EG20T Datasheet 128



Table 97. Baud Rate Generation Example_2 (Sheet 2 of 2)

| | | | | | Refe | rence Clock | Frequency [| [MHz] |
|--------------|---------------------------------|-------------|-------------|------------------------------|--------|-------------|-------------|-------|
| | Input | | | PLL | | BAU | DDIV | |
| Clock PIN | Frequency (maximum) [MHz] | BAUD SEL | PLL2 VCO | Output Frequency [MHz] | 5 | 6 | 7 | 8 |
| | | | 6 | 288 | 57.60 | 48.00 | 41.14 | 36.00 |
| | | | 7 | 336 | 67.20 | 56.00 | 48.00 | 42.00 |
| USB_ | 48 | 01b | 8 | 384 | 76.80 | 64.00 | 54.86 | 48.00 |
| 48MHz | 40 | OID | 9 | 432 | 86.40 | 72.00 | 61.71 | 54.00 |
| | | | 10 | 480 | 96.00 | 80.00 | 68.57 | 60.00 |
| | | | 11 | 528 | 105.60 | 88.00 | 75.43 | 66.00 |
| | | | 6 | 384 | 76.80 | 64.00 | 54.86 | 48.00 |
| | | | 7 | 448 | 89.60 | 74.67 | 64.00 | 56.00 |
| UART | 64 | 00b | 8 | 512 | 102.40 | 85.33 | 73.14 | 64.00 |
| _CLK | 04 | 000 | 9 | 576 | 115.20 | 96.00 | 82.29 | 72.00 |
| | | | 10 | 640 | 128.00 | 106.67 | 91.43 | 80.00 |
| | | | 11 | 704 | 140.80 | 117.33 | 100.57 | 88.00 |

Note: Gray cells are prohibited.

Table 98. Baud Rate Generation Example_3 (Sheet 1 of 2)

| | | | | | Reference Clock Frequency [MHz] | | | |
|--------------|---------------------------------|-------------|-------------|------------------------------|---------------------------------|-------|-------|-------|
| | Input | BAUD SEL | PLL2 VCO | PLL | BAUDDIV | | | |
| Clock PIN | Frequency (maximum) [MHz] | | | Output Frequency [MHz] | 9 | 10 | 11 | 12 |
| | | | 6 | 150 | 16.67 | 15.00 | 13.64 | 12.50 |
| | | 10b | 7 | 175 | 19.44 | 17.50 | 15.91 | 14.58 |
| SYS_ | 25 | | 8 | 200 | 22.22 | 20.00 | 18.18 | 16.67 |
| 25MHz | | | 9 | 225 | 25.00 | 22.50 | 20.45 | 18.75 |
| | | | 10 | 250 | 27.78 | 25.00 | 22.73 | 20.83 |
| | | | 11 | 275 | 30.56 | 27.50 | 25.00 | 22.92 |
| | | | 6 | 288 | 32.00 | 28.80 | 26.18 | 24.00 |
| | | | 7 | 336 | 37.33 | 33.60 | 30.55 | 28.00 |
| USB_ | 48 | 01b | 8 | 384 | 42.67 | 38.40 | 34.91 | 32.00 |
| 48MHz | 40 | 010 | 9 | 432 | 48.00 | 43.20 | 39.27 | 36.00 |
| | | | 10 | 480 | 53.33 | 48.00 | 43.64 | 40.00 |
| | | | 11 | 528 | 58.67 | 52.80 | 48.00 | 44.00 |



Table 98. Baud Rate Generation Example_3 (Sheet 2 of 2)

| | | | | | Refer | ence Clock | Frequency [| MHz] |
|--------------|---------------------------------|-------------|----------------------------|-----|---------|------------|-------------|-------|
| | Input | | PLL Output Frequency [MHz] | DII | BAUDDIV | | | |
| Clock PIN | Frequency (maximum) [MHz] | BAUD SEL | | 9 | 10 | 11 | 12 | |
| | | | 6 | 384 | 42.67 | 38.40 | 34.91 | 32.00 |
| | | | 7 | 448 | 49.78 | 44.80 | 40.73 | 37.33 |
| UART _CLK | 64 | 00Ь | 8 | 512 | 56.89 | 51.20 | 46.55 | 42.67 |
| | 04 | | 9 | 576 | 64.00 | 57.60 | 52.36 | 48.00 |
| | | | 10 | 640 | 71.11 | 64.00 | 58.18 | 53.33 |
| | | | 11 | 704 | 78.22 | 70.40 | 64.00 | 58.67 |

Note: Gray cells are prohibited

Table 99. Baud Rate Generation Example_4

| | | | | | Refe | ence Clock | Frequency [| MHz] |
|--------------|---------------------------------|-------------|-------------|------------------------------|---------|------------|-------------|-------|
| | Input | | | PLL | BAUDDIV | | | |
| Clock PIN | Frequency (maximum) [MHz] | BAUD SEL | PLL2 VCO | Output Frequency [MHz] | 13 | 14 | 15 | 16 |
| | | | 6 | 150 | 11.54 | 10.71 | 10.00 | 9.38 |
| | | | 7 | 175 | 13.46 | 12.50 | 11.67 | 10.94 |
| SYS_ | 25 | 10b | 8 | 200 | 15.38 | 14.29 | 13.33 | 12.50 |
| 25MHz 25 | 23 | 100 | 9 | 225 | 17.31 | 16.07 | 15.00 | 14.06 |
| | | | 10 | 250 | 19.23 | 17.86 | 16.67 | 15.63 |
| | | | 11 | 275 | 21.15 | 19.64 | 18.33 | 17.19 |
| | | 01b | 6 | 288 | 22.15 | 20.57 | 19.20 | 18.00 |
| | | | 7 | 336 | 25.85 | 24.00 | 22.40 | 21.00 |
| USB_ | 48 | | 8 | 384 | 29.54 | 27.43 | 25.60 | 24.00 |
| 48MHz | 10 | | 9 | 432 | 33.23 | 30.86 | 28.80 | 27.00 |
| | | | 10 | 480 | 36.92 | 34.29 | 32.00 | 30.00 |
| | | | 11 | 528 | 40.62 | 37.71 | 35.20 | 33.00 |
| | | | 6 | 384 | 29.54 | 27.43 | 25.60 | 24.00 |
| | | | 7 | 448 | 34.46 | 32.00 | 29.87 | 28.00 |
| UART | 64 | 00b | 8 | 512 | 39.38 | 36.57 | 34.13 | 32.00 |
| _CLK | 04 | 000 | 9 | 576 | 44.31 | 41.14 | 38.40 | 36.00 |
| | | | 10 | 640 | 49.23 | 45.71 | 42.67 | 40.00 |
| | | | 11 | 704 | 54.15 | 50.29 | 46.93 | 44.00 |

Note: Gray cells are prohibited



5.5.2.2 UART Clock Selection Sequence Without PLL Setting

Use the following sequence when the external clock is to be selected directly as a Reference Clock of the UART:

- Assert the software reset of the UART block. (SOFT RESET Register or PWR_CNTL_STS Register)
- Set UARTCLKSEL = 0 (CLKCFG register bit[18]).
 External clock is selected. (PLL2 is bypassed.)
- 3. Set PLL2PD = 1 (CLKCFG register bit[8]). PLL2 clock output is suspended.
- 4. Set BAUDSEL by setting CLKCFG register bit[17:16].
- 5. Set CLKSEL = 0. External clock is selected as the Reference Clock for UART.
- 6. Release the software reset of the UART block.

5.5.2.3 UART Clock Selection Sequence With PLL Setting

The following software sequence is required to use the PLL2 output to the Reference Clock of the UART:

- Assert the software reset of the UART block. (SOFT RESET Register or PWR CNTL STS Register)
- Set UARTCLKSEL = 0 (CLKCFG register bit[18]).
 PLL2 is bypassed.
- 3. Set PLL2PD = 1 (CLKCFG register bit[8]). PLL2 clock output is suspended.
- 4. Set BAUDSEL by setting CLKCFG register bit[17:16].
- 5. Set PLL2VCO by setting CLKCFG register bit[12:9].
- 6. Set PLL2PD = 0 (CLKCFG register bit[8]). PLL2 clock output starts running.
- 7. Wait 150 us.
- 8. Set UARTCLKSEL = 1 (CLKCFG register bit[18]). PLL2 output is selected as PLLDIVCLK.
- 9. Set CLKSEL = 0. PLL2 output is selected as the Reference Clock for UART.
- 10. Release the software reset of the UART block.

5.5.2.4 Gigabit Ethernet Transmission Clock Control

Input/output of the Transmission Clock in various modes of Gigabit Ethernet RGMII/GMII/MII, differs based on the mode.

In RGMII mode, irrespective of the transfer rate, the clock is always supplied to external PHY from Gigabit Ethernet MAC. Input the clock of desired frequency generated within the Intel $^{\circledR}$ PCH EG20T, from the gmii_txclki pin.

1. In GMII mode, the clock is supplied from the Gigabit Ethernet MAC to the external PHY. Input the 125 MHz Clock that was generated within the Intel® PCH EG20T from the gmii_txclki pin.

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 131



2. At the time of MII mode (10/100 Mbps), the clock is supplied from external PHY to Gigabit Ethernet MAC. Input the clock entered from the external pin of PHY-LSI in gmii_txclki.

Figure 12. Transmission Clock Control Example




Table 100. Transmission Clock Control

| Mode | Transmit Clock | Mode Register | RGMII Control Register | | |
|-----------------|---|---------------|------------------------|-------------|--|
| Mode | Transmit Clock | ETHER_MODE | RGMII_MODE | RGMII_RATE | |
| GMII | Intel® PCH EG20T - > PHY | 1 | 0(initial) | 00(initial) | |
| MII(100Mbps) | External -> Intel [®] PCH EG20T | 0 | 0(initial) | 00(initial) | |
| MII(10Mbps) | External -> Intel [®] PCH EG20T | 0 | 0(initial) | 00(initial) | |
| RGMII(1000Mbps) | Intel [®] PCH EG20T - > PHY | 1 | 1 | 0 | |
| RGMII(100Mbps) | Intel® PCH EG20T - > PHY | 1 | 1 | 10 | |
| RGMII(10Mbps) | Intel® PCH EG20T - > PHY | 1 | 1 | 11 | |


5.5.2.5 SDIO Clock Control

Source clock of SDIOCLK is the Intel $^{\circledR}$ PCH EG20T internal peripheral clock: CLKL (50 MHz).

Software Reset, Time-out Control, Clock Control Register bits 8-15 are used for selecting an SDIOCLK frequency (1/1 \sim 1/256 CLKL).



Figure 13. SDIO Clock Control Example



5.5.2.5.1 SDIO Clock Control

- 1. Acquire the SDIO Clock data in the Capabilities Register.
- 2. Set up the Internal Clock Enable and SDIOCLK Frequency Select after calculating a dividing ratio.
- 3. Confirm the Internal Clock Stable.
- 4. Set the SDIO Clock Enable to ON.

5.5.2.5.2 SDIO Clock Stop

- 1. Confirm that there is no transmission on SDIO bus by monitoring DAT&CMD in Present State Register.
- 2. Set the SDIO Clock Enable to OFF.

5.5.2.5.3 SDIO Clock Frequency Change

- 1. Suspend the SDIO clock according to the procedure of SDIO Clock Stop.
- 2. Set up the SDIOCLK Frequency Select after calculating a dividing ratio.
- 3. Confirm the Internal Clock Stable.
- 4. Set the SDIO Clock Enable to ON.

Note: Suspend the clock once before changing SD clock frequency.

§ §





Intel[®] Platform Controller Hub EG20T Datasheet 134



6.0 Power Management

6.1 Features

Features of the Power Management sub-system are as follows:

- Support for Advanced Configuration and Power Interface (ACPI) version 3.0
- · System Clock Control
- System Sleep State Control
- Wake-up from the system sleep state.

6.1.1 Pin Description

Table 101. List of Pins

| Pin Name | I/O | Initial Status | Initial Value | Description |
|------------|-----|----------------|----------------------|--|
| rst_pla_n | I | I | - | RESET input for the power plane A |
| rst_plb_n | I | I | - | RESET input for the power plane B |
| rst_plc_n | I | I | - | RESET input for the power plane C |
| slp_plb_n | I | I | - | SLEEP state input for the power plane B |
| slp_plc_n | I | I | - | SLEEP state input for the power plane C |
| pwrgd | I | I | - | The system voltage supply becoming valid |
| wake_out_n | 0 | 0 | Hi-z (open drain) | Interrupt output derivative by wake-up event |

6.2 Functional Description

6.2.1 Device State

6.2.1.1 Theory of Operation

The state transition chart of the device state is shown in Figure 14.


The Intel® PCH EG20T supports these power states:

- D0
- D3hot

The power consumption at D0 is the highest and at D3hot is the lowest. When the Intel $^{\circledR}$ PCH EG20T is initialized, the power state becomes D0 (D0 is in the state of normal operation). When changing from D3hot to D0 or asserting the power on reset, the Intel $^{\circledR}$ PCH EG20T enters the D0 state.



Figure 14. State Transition Chart



Note:

D0 is divided into two distinct sub-states, the "un-initialized" sub-state and the "active" sub-state. When a PCI Express* component initially has VDD power applied, it comes out of reset state and it defaults to the D0 uninitialized state. Components that are in this state are enumerated and configured by the PCI Express Hierarchy enumeration process. Following the completion of the enumeration and configuration process the function enters the D0 active state, the fully operational state for a PCI Express function. A function enters the D0 active state whenever any single or combination of the function's Memory Space Enable, I/O Space Enable, or Bus Master Enable bits have been enabled by system software.

Intel[®] Platform Controller Hub EG20T Datasheet 136



6.2.2 **Sleep States**

6.2.2.1 **Power Planes**

As shown in Table 102 and Figure 15, the $\rm Intel^{(8)}$ PCH EG20T has three power planes, and Plane A and B of these three power planes can provide the wake-up function.

Table 102. Power Planes

| Power Plane | Power Rail 6 | Wake-up Function |
|-------------|------------------------------|----------------------------------|
| | VCCA (I/O: 3.3V) | GPIO0-7 ^{2, 5} |
| | VCCA (1/O. 3.3V) | Gigabit Ethernet ^{2, 5} |
| | VCC2 (Gigabit Ether: 2.5V) | |
| Plane A | VDI0 (PLL0: 1.2V) | |
| | VDI1 (PLL1: 1.2V) | |
| | VDI2 (PLL2: 1.2V) | |
| | VDD (CORE 1.2V) | |
| | VCCB (I/O: 3.3V) | |
| | AVDB* (USB: 3.3V) | |
| Plane B | AVDF1* (USB: 3.3V) | UART ^{3, 4, 5} |
| Traile B | AVDF2* (USB: 1.2V) | USB Host ^{3, 5} |
| | AVDP* (USB PLL: 1.2V) | |
| | VDD (CORE 1.2V) ¹ | |
| | VDN* (PCIe/SATA: 1.2V) | |
| | VDU* (PCIe/SATA: 1.2V) | |
| Plane C | VDP* (PCIe/SATA: 3.3V) | |
| | VCCC (I/O: 3.3V) | |
| | VDD (CORE 1.2V) ¹ | |

Notes:

- Controlled with internal power switch Wake up from S5/S4/S3
 Wake up from S3
 UARTO only
 25MHz clock input required.

- 1. 2. 3. 4.
- 5.
- For the current value of each power supply, refer to the Electrical Characteristics chapter. 6.

Intel[®] Platform Controller Hub EG20T Datasheet July 2012 Order Number: 324211-009US 137






Figure 15. Power Planes Concept Diagram (Example)

Each of power planes is powered ON/OFF according to the state of ACPI 3.0 Sleep State S and the use condition of wake-up function. Power ON/OFF condition and wake-up function are shown in Table 103.

Table 103. Power ON/OFF Condition and Wake-up Function

| | | w | When Wake-up Function is Used | | | When Wake-up Function is Not Use | | |
|------------------------------|---------|----|--|-----------------------------|----|----------------------------------|-------|--|
| S State | | S0 | S3 | S4/S5 | S0 | S3 | S4/S5 | |
| Power ON/OFF Condition | Plane A | ON | ON | ON | ON | OFF | OFF | |
| | Plane B | ON | ON | OFF | ON | OFF | OFF | |
| Condition | Plane C | ON | OFF | OFF | ON | OFF | OFF | |
| Wake-up Function | | - | GPIO0-7 Gigabit Ethernet UART0 USB Host | GPIO0-7 Gigabit Ethernet | - | - | - | |



6.2.2.2 Power Sequence with Wake-up Function

When Wake-up function is used, the power-on sequence for the power planes is clearly decided by the order of power-on, which always assumes Plane A -> Plane B -> Plane C.

Figure 16 and Figure 17 show power-on/off sequence of the power supply and the signals that relate to the three power planes.

Figure 16 and Figure 17 only show logical operation. For detailed timing requirements, refer to the Chapter 20.0, "Electrical Characteristics".

Figure 16. Power-on Sequence





Figure 17. Power-off Sequence



6.2.2.3 Power Sequence with no Wake-up Function

When Wake-up function is not used, each of the power planes has the same power-on sequence. The following differs compared with the case where Wake-up is used.

- PWRGD signal can be connected to VCC directly.
- RST_PLA#, RST_PLB# and RST_PLC# signals can be controlled as the same signal.
- SLP_PLB# and SLP_PLC# signals can be controlled as the same signals.


July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 139



Figure 18 shows power-on/off sequence of the power supply and the signals that relate to the three power planes.

Figure 18 only shows logical operation. For detailed timing requirements, refer to Chapter 20.0, "Electrical Characteristics".

Figure 18. Power-on/off Sequence



6.2.2.4 Wake-Up Event

The wake-up event of each function is as follows:

- 1. Gigabit Ethernet MAC Each interrupt of Gigabit Ethernet, such as Magic Packet with unique MAC address, can be a wake-up event.
- 2. GPIO Each interrupt of GPIO0-7 can be a wake-up event.
- 3. USB Host Each interrupt of USB Host can be a wake-up event.
- 4. UARTO (8-line only) Each interrupt of UART, such as RI interrupt, can be a wakeup event.

A detailed content of the registers related to the interrupts are explained in the respective chapter for each function.



6.2.2.5 Hardware and Software Operation

The applicable functions are:


- Gigabit Ethernet MAC
- GPIO0-7
- USB Host
- UARTO

The outline of flow from the occurrence of an event to the system startup is as follows:

- 1. PME bit of PMCSR register of each function is set to Enable (Software).
- 2. Wake-up event occurs in the system sleep state.
- 3. Gigabit Ethernet MAC /GPIO/USB host/UART0 generates interrupt signal (Hardware).
- 4. PME_STATUS bit is set (Hardware).
- 5. Asserting of internal wake-up signal occurs (Hardware).
- 6. Asserting of WAKE_OUT# signal occurs.

§ §

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 141





Intel[®] Platform Controller Hub EG20T Datasheet 142



7.0 SATA

7.1 Overview

The Serial Advanced Technology Attachment (SATA) Controller, implements the SATA storage interface for physical storage devices.

The features of the SATA Controller are as follows:

- Supports SATA 1.5-Gbps Generation 1 and 3-Gbps Generation 2 speeds
- Supports 2 ports
- Compliant with Serial ATA Specification 2.6, and Advanced Host Controller Interface (AHCI) Revision 1.1 specifications
- Supports power management features including automatic Partial to Slumber transition
- Internal DMA engine per port
- Supports hardware-assisted Native Command Queuing for up to 32 entries
- · Supports Port Multiplier with command-based switching
- · Supports Option ROM

7.2 Register Address Map

7.2.1 PCI Configuration Registers

Table 104. PCI Configuration Registers (Sheet 1 of 2)

| Offset | Name | Symbol | Access | Initial Value |
|---------|------------------------------------|----------|------------|----------------------|
| 00h-01h | Vendor Identification Register | VID | RO | 8086h |
| 02h-03h | Device Identification Register | DID | RO | 880Bh |
| 04h-05h | PCI Command Register | PCICMD | RO, RW | 0000h |
| 06h-07h | PCI Status Register | PCISTS | RO, RWC | 0010h |
| 08h | Revision Identification Register | RID | RO | 01h (A2) 02h (A3) |
| 09h-0Bh | Class Code Register | СС | RO | 010601h |
| 0Dh | Master Latency Timer Register | MLT | RO | 00h |
| 0Eh | Header Type Register | HEADTYP | RO | 00h |
| 20h-23h | I/O Base Address Register | IO_BASE | RW, RO | 00000001h |
| 24h-27h | MEM Base Address Register | MEM_BASE | RW, RO | 00000000h |
| 2Ch-2Dh | Subsystem Vendor ID Register | SSVID | RWO | 0000h |
| 2Eh-2Fh | Subsystem ID Register | SSID | RWO | 0000h |
| 30h-33h | Extended ROM Base Address Register | ROM_BASE | RW, RO | 0000h |
| 34h | Capabilities Pointer Register | CAP_PTR | RO | 40h |
| 3Ch | Interrupt Line Register | INT_LN | RW | FFh |
| 3Dh | Interrupt Pin Register | INT_PN | RO | 04h |
| 40h | MSI Capability ID Register | MSI_CAP | RO | 05h |



Table 104. PCI Configuration Registers (Sheet 2 of 2)

| Offset | Name | Symbol | Access | Initial Value |
|---------|---|-------------------------|---------------|---------------|
| 41h | MSI Next Item Pointer Register | MSI_NPR | RO | 50h |
| 42h-43h | MSI Message Control Register | MSI_MCR | RO, RW | 0000h |
| 44h-47h | MSI Message Address Register | MSI_MAR | RO, RW | 00000000h |
| 48h-49h | MSI Message Data Register | MSI_MD | RW | 0000h |
| 50h | PCI Power Management Capability ID Register | PM_CAPID | RO | 01h |
| 51h | Next Item Pointer Register | PM_NPR | RO | 60h |
| 52h-53h | Power Management Capabilities Register | PM_CAP | RO | 0002h |
| 54h-55h | Power Management Control/Status Register | PWR_CNTL_STS | RO, RW RWC | 0000h |
| 60h | SATA Capability ID Register | SATA_CAPID | RO | 12h |
| 61h | Next Item Pointer Register | SATA_NPR | RO | 00h |
| 62h | Major Revision number and Minor Revision number of the SATA Capability Pointer Register | SATA_ MAJREV_MINREV | RO | 10h |
| 64h-66h | BAR Offset and BAR Location Register | SATA_BAROFST_ BARLOC | RO | 0044h |

7.2.2 I/O Registers

There are two registers at PCI I/O space, one is the AHCI Index Register and the other is the AHCI Index Data Register.

Table 105. PCI I/O Register Address Map

| Offset Address | Register name | Symbol | Access | Reset |
|-------------------|--------------------------|--------|--------|-----------|
| 10h | AHCI Index Register | AIR | RW, RO | 00000000h |
| 14h | AHCI Index Data Register | AIDR | RW | xxxxxxxxh |

7.2.3 Memory-Mapped I/O Registers (BAR: MEM_BASE)

This section provides high-level summary of the Generic and Port control register maps.

Table 106 shows the Generic Host Register Map.

Table 106. Generic Host Register Map (Sheet 1 of 2)

| Offset Address | Register Name | Symbol | Access | Reset |
|-------------------|-----------------------------|--------|--------------------------|--------------------------|
| 00h | HBA Capabilities Register | CAP | RO | See detailed description |
| 04h | Global HBA Control Register | GHC | See detailed description | 80000000h |
| 08h | Interrupt Status Register | IS | RWC | 00000000h |
| 0Ch | Ports Implemented Register | PI | RO | See detailed description |
| 10h | AHCI Version Register | VS | RO | 00010100h |



Table 106. Generic Host Register Map (Sheet 2 of 2)

| 14h | Command Completion Coalescing Control | CCC_CTL | RW, RO | See detailed description |
|-----------|--|-----------|------------|--------------------------|
| 18h | Command Completion Coalescing Ports | CCC_PORTS | RW | 00000000h |
| 1Ch - 23h | Reserved | | RO | 0 |
| 24h | Reserved | | RO | 00000004h |
| 28h - 9Fh | Reserved | | RO | 0 |
| A0h | BIST Activate FIS Register | BISTAFR | RO | 00000000h |
| A4h | BIST Control Register | BISTCR | RW, WO, RO | 00000700h |
| A8h | BIST FIS Count Register | BISTFCTR | RO | 00000000h |
| ACh | BIST Status Register | BISTSR | RO | 00000000h |
| B0h | BIST DWORD Error Count Register | BISTDECR | RO | 00000000h |
| B4h - BBh | Reserved | | RO | 0 |
| BCh | OOB Register | OOBR | RW | 00000000h |
| C0h - DFh | Reserved | | RO | 0 |
| E0h | Timer 1 -ms Register | TIMER1 MS | RW, RO | 00000000h |
| E4h - E7h | Reserved | | RO | 0 |
| E8h | Global Parameter 1 Register | GPARAM1 R | RO | 98000000h |
| ECh | Global Parameter 2 Register | GPARAM2R | RO | 0000004Bh |
| F0h | Port Parameter Register | PPARAMR | RO | 00000292h |
| F4h | Test Register | TESTR | RW | 00000000h |
| F8h | Version Register | VERSIONR | RO | 3133312Ah |
| FCh | ID Register | IDR | RO | 00000000h |

Table 107. Port Host Register Map (Sheet 1 of 2)

| Offset Address | Register Name | Symbol | Access | Reset |
|-------------------|--|--------|--------|------------------------------|
| 100h | Port0 Command List Base Address Register | P0CLB | RW,RO | 00000000h |
| 104h | Port0 Command List Base Address Upper 32- Bits Register | POCLBU | RO | 00000000h |
| 108h | Port0 FIS Base Address Register | P0FB | RW,RO | 00000000h |
| 10Ch | Port0 FIS Base Address Upper 32-Bits Register | P0FBU | RO | 00000000h |
| 110h | Port0 Interrupt Status Register | POIS | RO,RWC | 00000000h |
| 114h | Port0 Interrupt Enable Register | POIE | RW,RO | 00000000h |
| 118h | Port0 Command Register | P0CMD | RW,RO | Refer to Section 7.3.3.27 |
| 120h | Port0 Task File Data Register | P0TFD | RO | 0000007Fh |
| 124h | Port0 Signature Register | P0SIG | RO | FFFFFFFh |
| 128h | Port0 Serial ATA Status {SStatus} Register | POSSTS | RO | 00000000h |
| 12Ch | Port0 Serial ATA Control {SControl} Register | P0SCTL | RW,RO | 00000000h |
| 130h | Port0 Serial ATA Error {SError} Register | POSERR | RO,RWC | 00000000h |
| 134h | Port0 Serial ATA Active {SActive} Register | POSACT | RO,RWS | 00000000h |
| 138h | Port0 Command Issue Register | P0CI | RO,RWS | 00000000h |



Table 107. Port Host Register Map (Sheet 2 of 2)

| Offset Address | Register Name | Symbol | Access | Reset |
|-------------------|--|---------|--------|------------------------------|
| 13Ch | Port0 Serial ATA Notification Register | POSNTF | RO,RWC | 00000000h |
| 170h | Port0 DMA Control Register | P0DMACR | RW,RO | 00000046h |
| 178h | Port0 PHY Control Register | P0PHYCR | RW,RO | 00000000h |
| 17Ch | Port0 PHY Status Register | P0PHYSR | RO | 00000000h |
| 180h | Port1 Command List Base Address Register | P1CLB | RW,RO | 00000000h |
| 184h | Port1 Command List Base Address Upper 32- Bits Register | P1CLBU | RO | 00000000h |
| 188h | Port1 FIS Base Address Register | P1FB | RW,RO | 00000000h |
| 18Ch | Port1 FIS Base Address Upper 32-Bits Register | P1FBU | RO | 00000000h |
| 190h | Port1 Interrupt Status Register | P1IS | RO,RWC | 00000000h |
| 194h | Port1 Interrupt Enable Register | P1IE | RW,RO | 00000000h |
| 198h | Port1 Command Register | P1CMD | RW,RO | Refer to Section 7.3.3.27 |
| 1A0h | Port1 Task File Data Register | P1TFD | RO | 0000007Fh |
| 1A4h | Port1 Signature Register | P1SIG | RO | FFFFFFFh |
| 1A8h | Port1 Serial ATA Status {SStatus} Register | P1SSTS | RO | 00000000h |
| 1ACh | Port1 Serial ATA Control {SControl} Register | P1SCTL | RW,RO | 00000000h |
| 1B0h | Port1 Serial ATA Error {SError} Register | P1SERR | RO,RWC | 00000000h |
| 1B4h | Port1 Serial ATA Active {SActive} Register | P1SACT | RO,RWS | 00000000h |
| 1B8h | Port1 Command Issue Register | P1CI | RO,RWS | 00000000h |
| 1BCh | Port1 Serial ATA Notification Register | P1SNTF | RO,RWC | 00000000h |
| 1F0h | Port1 DMA Control Register | P1DMACR | RW,RO | 00000046h |
| 1F8h | Port1 PHY Control Register | P1PHYCR | RW,RO | 00000000h |
| 1FCh | Port1 PHY Status Register | P1PHYSR | RO | 00000000h |
| 200h-3F7h | Reserved | | RO | 0 |
| 3F8h | Test Register 2 | TESTR2 | RW | 00000000h |
| 3FCh | PHY SOFT RESET Register (PSRST) | PSRST | RW | 00000000h |

7.3 **Registers**

PCI Configuration Registers 7.3.1

7.3.1.1 **VID**— Vendor Identification Register

Table 108. 00h: VID- Vendor Identification Register

| Size: 16-b | it | | Default: | 8086h | Power Well: Core |
|------------|---------|-------------------|--------------------|--|--------------------------------------|
| Acce | ess | PCI Configuration | B:D:F D6:F0 | | Offset Start: 00h Offset End: 01h |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :00 | 8086h | RO | VID | Vendor ID (VID): This is a 16-bit value assigned to Intel. | |



7.3.1.2 DID— Device Identification Register

Table 109. 02h: DID— Device Identification Register

| Size: 16-b | .6-bit Default: 880Bh | | | Power Well: Core | |
|------------|------------------------------|-------------------|--------------------|---|--------------------------------------|
| Acce | ess | PCI Configuration | B:D:F D6:F0 | | Offset Start: 02h Offset End: 03h |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :00 | 880Bh | RO | | Device ID (DID): This is a 16-bit value assigned to the SATA CONTROLLER. | |

7.3.1.3 PCICMD— PCI Command Register

Table 110. 04h: PCICMD— PCI Command Register

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|--------------|---------|-------------------|---------|---|--|
| Acce | ess | PCI Configuration | B:D:l | F D6:F0 | Offset Start: 04h Offset End: 05h |
| Bit Range | Default | Access | Acronym | | Description |
| 15 :11 | 0 | RO | | Reserved ¹ | |
| 10 | 0 | RW | ITRPDS | Interrupt Disable: 0 = Enable. The function is able to generate its interrupt to the interrucontroller. 1 = Disable. The function is not capable of generating interrupts. Interrupt enable does not affect PCISTS.IS. | |
| 09 | 0 | RO | | Reserved ¹ | |
| 08 | 0 | RW | SERR | SERR# enable: Send Error message (FATAL/NON_FATAL) Enable 0 = Disable 1 = Enable Sending | |
| 07 | 0 | RO | | Reserved ¹ | |
| 06 | 0 | RO | PER | Parity Error Response This bit is hardwired 0. | |
| 05 :03 | 0h | RO | | Reserved ¹ | |
| 02 | 0 | RW | вме | Bus Master Enable (BMI 0 = Disable 1 = Enable. The Intel® PO for SATA transfers. | E): CH EG20T can act as a master on the PCI bus |
| 01 | 0 | RW | MEMSE | Memory Space Enable (MEMSE): This bit controls access to the Memory space registers. 0 = Disable 1 = Enable accesses to the Memory. The Base Address register for SATA CONTROLLER should be programmed before this bit is set. | |
| 00 | 0 | RW | IOSE | I/O Space Enable (IOSE): This bit controls access to the I/O space registers. 0 = Disable 1 = Enable accesses to the SATA CONTROLLER I/O registers. The Base Address register for SATA CONTROLLER should be programmed before this bit is set. | |

Notes:

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 147

Reserved: This bit is reserved for future expansion. Only "0" is accepted as the write data to the reserved bit. When "1" is written, the operation is not guaranteed.



7.3.1.4 PCISTS—PCI Status Register

Table 111. 06h: PCISTS—PCI Status Register

| Size: 16-bit | | Default: 0010h | | Power Well: Core | |
|--------------|---------|-------------------|---------|---|---|
| Acce | ess | PCI Configuration | B:D: | F D6:F0 | Offset Start: 06h Offset End: 07h |
| Bit Range | Default | Access | Acronym | | Description |
| 15 | 0 | RO | | Reserved ¹ | |
| 14 | 0 | RWC | SSE | Signaled System Error: This bit is set when this device sends an SE due to detecting an ERR_FATAL or ERR_NONFATAL condition. 0 = No send error message 1 = Send error message | |
| 13 | 0 | RWC | RMA | Received Master Abort: Primary received Unsupported Request Completion Status. | |
| 12 | 0 | RWC | RTA | Received Target Abort: | Primary received Abort Completion Status |
| 11 | 0 | RWC | STA | Signaled Target Abort: | Primary transmitted Abort Completion Status |
| 10:05 | 00h | RO | | Reserved ¹ | |
| 04 | 1 | RO | CPL | Capabilities List: This bi | t indicates the presence a capabilities list. |
| 03 | 0 | RO | ITRPSTS | Interrupt Status: At the input of the enable/disable logic, this bit reflects the status of the interrupt of this function. 0 = Interrupt is de-asserted. 1 = Interrupt is asserted. The value reported in this bit is independent of the value in the Interrupt Enable bit. | |
| 02:00 | 0 | RO | | Reserved ¹ | |

Notes:

7.3.1.5 RID— Revision Identification Register

Table 112. 08h: RID— Revision Identification Register

| Size: 8-bit | | | Default: 01h (A2) 02h (A3) | | Power Well: Core |
|-------------|----------------------|-------------------|-------------------------------|---|--------------------------------------|
| Acc | ess | PCI Configuration | B:D:F D6:F0 | | Offset Start: 08h Offset End: 08h |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 01h (A2) 02h (A3) | RO | | Revision ID: Refer to the Intel [®] Platform Controller Hub EG20T Specification Update for the value of the Revision ID Register. | |

^{1.} Reserved: This bit is reserved for future expansion. Only "0" is accepted as the write data to the reserved bit. When "1" is written, the operation is not guaranteed.



7.3.1.6 CC— Class Code Register

Table 113. 09h: CC— Class Code Register

| Size: 24-bit | | | Default: 010601h | | Power Well: Core | |
|--------------|---------|-------------------|--------------------|--|--------------------------------------|--|
| Acce | ess | PCI Configuration | B:D:F D6:F0 | | Offset Start: 09h Offset End: 0Bh | |
| Bit Range | Default | Access | Acronym | cronym Description | | |
| 23 :16 | 01h | RO | ВСС | Base Class Code (BCC): 01h = Mass storage controller | | |
| 15 :08 | 06h | RO | SCC | SCC Sub Class Code (SCC): 06h = SATA Controller | | |
| 07:00 | 01h | RO | PI | PI Programming Interface (PI): 01h = AHCI 1.0 interface | | |

7.3.1.7 MLT— Master Latency Timer Register

Table 114. ODh: MLT— Master Latency Timer Register

| Size: 8-bit | | | Default: 00h | | Power Well: Core | |
|-------------|---------|-------------------|--------------------|--|--------------------------------------|--|
| Acce | ess | PCI Configuration | B:D:F D6:F0 | | Offset Start: 0Dh Offset End: 0Dh | |
| Bit Range | Default | Access | Acronym | Description | | |
| 07:00 | 00h | RO | MLT | Master Latency Timer (MLT): Hardwired to 00h. The SATA CONTROLLER is implemented internally in the Intel® PCH EG20T and larbitrated as a PCI device. | | |

7.3.1.8 **HEADTYP**— Header Type Register

Table 115. 0Eh: HEADTYP— Header Type Register

| Size: 8-bit | | | Default: 00h | | Power Well: Core | |
|-------------|---------|-------------------|--------------------|---|--------------------------------------|--|
| Acce | ess | PCI Configuration | B:D:F D6:F0 | | Offset Start: 0Eh Offset End: 0Eh | |
| Bit Range | Default | Access | Acronym | Description | | |
| 07 | 0b | RO | MFD | Multi-Function Device: 0 = Single-function device. | | |
| 06 :00 | 00h | RO | CONFIGLAYOUT | AYOUT Configuration Layout: It indicates the standard PCI configuration layout. | | |



7.3.1.9 IO_BASE— I/O Base Address Register

Table 116. 20h: IO_BASE— I/O Base Address Register

| Size: 32-bit | | Default: 00000001h | | Power Well: Core | |
|--------------|--------------|---------------------------|--------------------|--|--------------------------------------|
| Acce | ess | PCI Configuration | B:D:F D6:F0 | | Offset Start: 20h Offset End: 23h |
| Bit Range | Default | Access | Acronym | n Description | |
| 31 :05 | 000000 0h | RW | BA | Base Address: Bits 31:5 claim a 32-byte address space | |
| 04 :01 | 0000b | RO | | Reserved | |
| 00 | 1b | RO | RTE | Resource Type Indicator (RTE): Hardwired to 1 to indicate that the base address field in this register maps to I/O space. | |

7.3.1.10 MEM_BASE— MEM Base Address Register

Table 117. 24h: MEM_BASE— MEM Base Address Register

| Size: 32-bit | | | Default: | 00000000h | Power Well: Core | |
|--------------------------|-------------|--------------------|---|---|---|--|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: 24h Offset End: 27h | | |
| Bit Range | Default | Access | Acronym | | Description | |
| 31 :10 | 000000 h | RW | BA Base Address: Bits 31:10 claim a 1024-byte address space | |) claim a 1024-byte address space | |
| 09 :04 | 00h | RO | | Reserved $^{\underline{1}}$ | | |
| 03 | 0b | RO | PREFETCHABLE | Prefetchable: Hardwired prefetched. | to 0 indicating that this range should not be | |
| 02 :01 | 00b | RO | TYPE | Type: Hardwired to 00b indicating that this range can be mapped anywhere within 32-bit address space. | | |
| 00 | 0b | RO | RTE | Resource Type Indicator (RTE): Hardwired to 0 indicating that the base address field in this register maps to memory space. | | |

Notes:

7.3.1.11 SSVID— Subsystem Vendor ID Register

Table 118. 2Ch: SSVID- Subsystem Vendor ID Register

| Size: 16-b | Size: 16-bit | | | : 0000h | Power Well: Core |
|--------------------------|--------------|--------------------|---------|---|------------------|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: 2Ch Offset End: 2Dh | |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :00 | 0000h | RWO | SSVID | Subsystem Vendor ID (SSVID): BIOS writes this bit. No hardware action taken on this value. | |

^{1.} Reserved: This bit is reserved for future expansion. Only "0" is accepted as the write data to the reserved bit. When "1" is written, the operation is not guaranteed.



7.3.1.12 SSID— Subsystem ID Register

Table 119. 2Eh: SSID- Subsystem ID Register

| Size: 16-b | Size: 16-bit | | | 0000h | Power Well: Core |
|--------------------------|--------------|-------------------|--------------------|---|--------------------------------------|
| Access PCI Configuration | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 2Eh Offset End: 2Fh |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :00 | 0000h | RWO | | Subsystem ID (SSID): BIOS writes this bit. No hardware action tak on this value. | |

7.3.1.13 ROM_BASE— Extended ROM Base Address Register

Table 120. 30h: ROM_BASE— Extended ROM Base Address Register

| Size: 32-bit | | Default: 0000h | | Power Well: Core | |
|--------------------------|---------|--------------------|---------|---|----------------------------------|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: 30h Offset End: 33h | |
| Bit Range | Default | Access | Acronym | Description | |
| 31 :17 | 00000h | RW | ВА | Base Address: Bits 31:16 | 5 claim a 64K byte address space |
| 16 :01 | 000h | RO | | Reserved | |
| 00 | 0h | RW | ADE | Address Decode Enable (ADE): If software sets this bit to 1, Extende ROM maps to Memory space. | |

7.3.1.14 CAP_PTR— Capabilities Pointer Register

Table 121. 34h: CAP_PTR— Capabilities Pointer Register

| Size: 8-bit | | | Default: 40h | | Power Well: Core |
|--------------------------|---------|--------------------|--------------|--|------------------|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: 34h Offset End: 34h | |
| Bit Range | Default | Access | Acronym | Description | |
| 07:00 | 40h | RO | | Pointer (PTR): This register points to the starting offset of the SATA capabilities ranges. | |

7.3.1.15 INT_LN— Interrupt Line Register

Table 122. 3Ch: INT_LN— Interrupt Line Register

| Size: 8-bit | | | Default: FFh | | Power Well: Core |
|-------------|---------|-------------------|--------------------|---|--------------------------------------|
| Access | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 3Ch Offset End: 3Ch |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | FFh | RW | INT_LN | Interrupt Line (INT_LN): The Intel [®] PCH EG20T does not use this data. It is used to communicate to the software the interrupt line to which the interrupt pin is connected to. | |

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 151



7.3.1.16 INT_PN— Interrupt Pin Register

Table 123. 3Dh: INT_PN— Interrupt Pin Register

| Size: 8-bit | Size: 8-bit | | | : 04h | Power Well: Core | |
|--------------------|-------------|-------------------|--------------------|---|--------------------------------------|--|
| Access PCI Configu | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 3Dh Offset End: 3Dh | |
| Bit Range | Default | Access | Acronym | Description | | |
| 07 :00 | 04h | RO | | Interrupt Pin: Hardwired to 04h indicating that this function corresponds to INTD#. | | |

7.3.1.17 MSI_CAPID—MSI Capability ID Register

Table 124. 40h: MSI_CAPID—MSI Capability ID Register

| Size: 8-bit | | | Default: 05h | | Power Well: Core |
|--------------------------|---------|--------------------|--------------|---|------------------|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: 40h Offset End: 40h | |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 05h | RO | MSI_CAPID | MSI Capability ID : A value of 05h indicates that this bit identifies th MSI register set. | |

7.3.1.18 MSI_NPR-MSI Next Item Pointer Register

Table 125. 41h: MSI_NPR-MSI Next Item Pointer Register

| Size: 8-bit | | | Default: 50h | | Power Well: Core |
|-------------|---------|-------------------|--------------------|--|--------------------------------------|
| Access | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 41h Offset End: 41h |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 50h | RO | | Next Item Pointer Value: Hardwired to 50h to indicate that this is power management registers capabilities list. | |

7.3.1.19 MSI_MCR-MSI Message Control Register

Table 126. 42h: MSI_MCR—MSI Message Control Register (Sheet 1 of 2)

| Size: 16-bit | | | Default: 0000h | | Power Well: Core |
|--------------|--------------------------------------|--------|--------------------------------------|---|------------------|
| Acce | Access PCI Configuration B:D:F D6:F0 | | Offset Start: 42h Offset End: 43h | | |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :08 | 00h | RO | | Reserved | |
| 07 | 0b | RO | (64 | 64-Bit Address Capable 0 = 32-bit capable only | |



Table 126. 42h: MSI_MCR-MSI Message Control Register (Sheet 2 of 2)

| Size: 16-bit | | Default: 0000h | | Power Well: Core | |
|--------------------------|---------|-------------------|--------------------|---|--------------------------------------|
| Access PCI Configuration | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 42h Offset End: 43h |
| Bit Range | Default | Access | Acronym | | Description |
| 06 :04 | 000b | RW | MME | Multiple Message Enable (MME): Indicates the actual number of messages allocated to the device | |
| 03:01 | 000Ь | RO | ММС | Multiple Message Capable (MMC): Indicates that the SATA controller supports 1 interrupt message. This field is encoded as follows; 000b = 1 Message Requested 001b = 2 Messages Requested 010b = 4 Messages Requested 011b = 8 Messages Requested 100b = 16 Messages Requested 101b = 32 Messages Requested 111b = Reserved | |
| 00 | 0b | RW | MSIE | MSI Enable (MSIE): If set, MSI is enabled and traditional interrupt pins are not used to generate interrupts. | |

7.3.1.20 MSI_MAR-MSI Message Address Register

Table 127. 44h: MSI_MAR-MSI Message Address Register

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|-----------------|--------------|-------------------|---------------------------|--|--------------------------------------|
| Access PCI Conf | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 44h Offset End: 47h |
| Bit Range | Default | Access | Acronym | Description | |
| 31 :02 | 000000 0h | RW | ADDR | Address (ADDR): Lower 32 bits of the system specified message address, always DWord aligned. | |
| 01:00 | 00b | RO | | Reserved | |

7.3.1.21 MSI_MD—MSI Message Data Register

Table 128. 48h: MSI_MD-MSI Message Data Register

| Size: 16-bit | | | Default: 0000h | | Power Well: Core |
|--------------------------|---------|--------------------|----------------|---|------------------|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: 48h Offset End: 49h | |
| Bit Range | Default | Access | Acronym | Description | |
| 15 :00 | 0000h | RW | DATA | Data (DATA): When MSI is enabled; the system software programs this 16-bit field. | |



7.3.1.22 PM_CAPID—PCI Power Management Capability ID Register

Table 129. 50h: PM_CAPID—PCI Power Management Capability ID Register

| Size: 8-bit | | | Default: 01h | | Power Well: Core |
|--------------------------|---------|--------------------|--------------|--|------------------|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: 50h Offset End: 50h | |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 01h | RO | PMC_ID | Power Management Capability ID: A value of 01h indicates that t is a PCI Power Management capabilities field. | |

7.3.1.23 PM_NPR—PM Next Item Pointer Register

Table 130. 51h: PM_NPR—PM Next Item Pointer Register

| Size: 8-bit | | | Default: 60h | | Power Well: Core |
|--------------------------|---------|--------------------|--------------|---|------------------|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: 51h Offset End: 51h | |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 60h | RO | NEXT_P1V | Next Item Pointer Value: Value of 60h indicates that this is a SATA registers capabilities list. | |

7.3.1.24 PM_CAP—Power Management Capabilities Register

Table 131. 52h: PM_CAP—Power Management Capabilities Register

| Size: 16-bit | | Default: 0002h | | Power Well: Core | |
|-------------------------|---------|-------------------|--------------------|--|--|
| Access PCI Configuratio | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 52h Offset End: 53h |
| Bit Range | Default | Access | Acronym | | Description |
| 15 :11 | 00000Ь | RO | PME_SUP | PME Support (PME_SUP): This 5-bit field indicates the power state which the Function may assert PME#. For all states, the SATA CONTROLLER is not capable of generating PME#. Software should need to modify this field | |
| 10 | 0b | RO | D2_SUP | D2 Support (D2_SUP). 0 = D2 State is not supported | |
| 09 | 0b | RO | D1_SUP | D1 Support (D1_SUP). 0 = D1 State is not suppo | rted |
| 08 :06 | 000b | RO | AUX_CUR | Auxiliary Current (AUX_D3cold state. | _CUR): This function does not support the |
| 05 | 0b | RO | DSI | | ation (DSI): The Intel $^{\textcircled{\$}}$ PCH EG20T reports 0, specific initialization is required. |
| 04 | 0b | RO | | Reserved | |
| 03 | 0b | RO | PME_CLK | PME Clock (PME_CLK): The Intel [®] PCH EG20T reports 0, indicating that no PCI clock is required to generate PME#. | |
| 02 :00 | 010b | RO | VER | Version (VER): The Intel complies with the PCI Pow | [®] PCH EG20T reports 010b, indicating that it er Management Specification Revision 1.1. |



7.3.1.25 PWR_CNTL_STS—Power Management Control/Status Register

Table 132. 54h: PWR_CNTL_STS—Power Management Control/Status Register

| Size: 16-b | Size: 16-bit | | Default: 0000h | | Power Well: Core |
|-----------------------|--------------|-------------------|----------------|--|---|
| Access PCI Configurat | | PCI Configuration | B:D:F | D6:F0 | Offset Start: 54h Offset End: 55h |
| Bit Range | Default | Access | Acronym | | Description |
| 15 | 0b | RWC | STS | PME Status (STS): 0 = Writing a 1 to this bit will clear it and cause the internal PME to deassert (if enabled). 1 = This bit is set when the SATA CONTROLLER would normally assert the PME# signal independent of the state of the PME_En bit. Note: Each time the operating system is loaded it must clear this bit explicitly. | |
| 14 :13 | 00b | RO | DSCA | Data Scale (DSCA): Hardwired to 00b indicating it does not support the associated Data register. | |
| 12:09 | 0h | RO | DSEL | Data Select (DSEL): Har the associated Data registe | dwired to 0000b indicating it does not support r. |
| 08 | 0b | RW | EN | PME Enable (EN): 0 = Disable. 1 = Enable. Enables SATA CONTROLLER to generate an internal PME signal when PME_Status is 1. Note: The operating system must explicitly clear this bit each time it is initially loaded. | |
| 07:02 | 00h | RO | | Reserved | |
| 01:00 | 00b | RW | POWERSTATE | Power State: This 2-bit field is used both to determine the current power state of SATA CONTROLLER function and to set a new power state. The definition of the field values are: 00b = D0 state 11b = D3hot state | |

7.3.1.26 SATA_CAPID—SATA Capability ID Register

Table 133. 60h: SATA_CAPID—SATA Capability ID Register

| Size: 8-bit | | | Default: 0000h | | Power Well: Core |
|--------------------------|---------|--------------------|----------------|---|------------------|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: 60h Offset End: 60h | |
| Bit Range | Default | Access | Acronym | Description | |
| 07:00 | 12h | RO | CID | Cap ID (CID): Indicates that this pointer is a SATA Capability. | |



7.3.1.27 SATA_NPR—SATA Next Item Pointer Register

Table 134. 61h: SATA_NPR—SATA Next Item Pointer Register

| Size: 8-bit | | | Default: 00h | | Power Well: Core |
|--------------------|---------|-------------------|--------------------|--|--------------------------------------|
| Access PCI Configu | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 61h Offset End: 61h |
| Bit Range | Default | Access | Acronym | Description | |
| 07 :00 | 00h | RO | NEXT | Next Capability (NEXT): Indicates the location of the next capabilitiem in the list. This can be other capability pointers or it can be the item in the list. | |

7.3.1.28 SATA_MAJREV_MINREV—Major Revision Number and Minor Revision Number of the SATA Capability Pointer Register

Table 135. 62h: SATA_MAJREV_MINREV—Major Revision Number and Minor Revision Number of the SATA Capability Pointer Register

| Size: 8-bit | | | Default: 10h | | Power Well: Core |
|-------------|---------|-------------------|--------------------|--|--------------------------------------|
| Acce | ess | PCI Configuration | B:D:F D6:F0 | | Offset Start: 62h Offset End: 62h |
| Bit Range | Default | Access | Acronym | n Description | |
| 07 :04 | 1h | RO | MAJREV | Major Revision (MAJREV): Major revision number of the SATA Capability Pointer implemented. | |
| 03 :00 | 0h | RO | MINREV | Minor Revision (MINREV): Minor revision number of the SATA Capability Pointer implemented. | |

7.3.1.29 SATA_BAROFST_BARLOC—SATA BAR Offset and BAR Location Register

Table 136. 64h: SATA_BAROFST_BARLOC—SATA BAR Offset and BAR Location Register (Sheet 1 of 2)

| Size: 24-bit | | Default: 0044h | | Power Well: Core | |
|----------------|---------|-------------------|--------------------|--|--|
| Access PCI Con | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 64h Offset End: 66h |
| Bit Range | Default | Access | Acronym | | Description |
| 23 :04 | 004h | RO | BAROFST | Index-Data Pair are locate Possible values include: 000h = 0h offset 001h = 4h offset 002h = 8h offset 003h = Ch offset 004h = 10h offset 3FFFh = FFFCh offset Maximum if Index-Data Pa 3FFFFh = FFFFCh offset | Indicates the offset into the BAR where the d in DWord granularity. Diricit is implemented in IO Space from 0-64 KB in its memory mapped in the 0 - (1MB - 4) |

Intel[®] Platform Controller Hub EG20T Datasheet 156



Table 136. 64h: SATA_BAROFST_BARLOC—SATA BAR Offset and BAR Location Register (Sheet 2 of 2)

| Size: 24-bit | | Default: 0044h | | Power Well: Core | |
|--------------------------|---------|----------------|---------|---|-------------|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: 64h Offset End: 66h | |
| Bit Range | Default | Access | Acronym | | Description |
| 03:00 | 8h | RO | BARLOC | Register address of the Baranularity. Possible values are: 0100b = 10h (BAR0) 0101b = 14h (BAR1) 0110b = 18h (BAR2) 0111b = 1Ch (BAR3) 1000b = 20h (BAR4) 1001b = 24h (BAR5) | ' |

7.3.2 I/O Registers

7.3.2.1 AHCI Index Register

Table 137. 10h: SATA_BAROFST_BARLOC—SATA BAR Offset and BAR Location Register

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|---------------|---------|-------------------|---------------------------|---|--------------------------------------|
| Access PCI Co | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 10h Offset End: 12h |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :11 | 00000h | RO | | Reserved | |
| 10:02 | 000h | RW | INDEX | Index (INDEX)- RW: This Index register is used to select the Dword offset of the Memory Mapped AHCI register to be accessed. A Dword, Word or Byte access is specified by the active byte enables of the I/O access to the Data register. | |
| 01:00 | 00b | RO | | Reserved | |



7.3.2.2 AHCI Index Data Register

Table 138. 14h: SATA_BAROFST_BARLOC—SATA BAR Offset and BAR Location Register

| Size: 32-b | Size: 32-bit | | Default: xxxxxxxxh | | Power Well: Core |
|--------------------------|--------------|-------------------|--------------------|---|---|
| Access PCI Configuration | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 14h Offset End: 17h |
| Bit Range | Default | Access | Acronym | | Description |
| 31:00 | xxxxxx xh | RW | DATA | is read or written to the A to this Data register trigge memory mapped register register must be set prior A physical register is not a stored in the memory map | Data register is a "window" through which data HCI memory mapped registers. A read or write ers a corresponding read or write to the pointed to by the Index register. The Index to any read or write to this Data register. Actually implemented as the data is actually oped registers. register, the "default" value is the same as the er pointed to by the Index register. |

7.3.3 Memory-Mapped I/O Registers (BAR: MEM_BASE)

7.3.3.1 HBA Capabilities Register

This register indicates basic capabilities of the SATA Controller to the software.

Table 139. 00h: HBA Capabilities Register (Sheet 1 of 2)

| Size: 32-bit | | Default: See table below | | Power Well: Core | |
|--------------|--------------------------|--------------------------|---------|--|--|
| Acce | Access PCI Configuration | | B:D: | F D6:F0 | Offset Start: 00h Offset End: 03h |
| Bit Range | Default | Access | Acronym | | Description |
| 31 | 0b | RO | S64A | Supports 64-bit Addres SATA Controller supports 6 P#FBU and P#CLBU regist | 64-bit addressable data structures by utilizing |
| 30 | 1b | RO | SNCQ | Supports Native Command Queuing SATA Controller supports SATA native command queuing by handling DMA Setup FIS natively. | |
| 29 | 1b | RO | SSNTF | Supports SNotification Register SATA Controller supports P#SNTF (SNotification) register and its associated functionality. | |
| 28 | 0b | RO | SMPS | Supports Mechanical Pr If the Mechanical Presence reserved. | esence Switch e Switch is not implemented, this field is set as |
| 27 | HwInit | RO | SSS | Supports Staggered Spi The system firmware/BIO: staggered devices' spin-up the P#CMD.SUD bit function | S sets this bit to indicate platform support for D. SATA Controller supports this feature through |
| 26 | 1b | RO | SALP | Supports Aggressive Lii When there are no comma generating (Port-initiated) SLUMBER power managen | ands to process SATA Controller supports auto- Link Layer requests to the PARTIAL or |
| 25 | 1b | RO | SAL | Supports Activity LED SATA Controller supports a | activity indication using signal p#_act_led. |



Table 139. 00h: HBA Capabilities Register (Sheet 2 of 2)

| Size: 32-bit | | Default: | See table below | Power Well: Core | |
|--------------|---------|-------------------|-----------------|---|--|
| Acce | ess | PCI Configuration | B:D:F | D6:F0 | Offset Start: 00h Offset End: 03h |
| Bit Range | Default | Access | Acronym | | Description |
| 24 | 1b | RO | SCLO | Supports Command List SATA Controller supports the Multiplier devices' enumer | the P#CMD.CLO bit functionality for Port |
| 23 :20 | 2h | RO | ISS | Interface Speed Supports I | rt both Gen.1 and Gen.2 interface speeds. |
| 19 | 0b | RO | SNZO | Supports Non-Zero DM/ This feature is not support | |
| 18 | 1b | RO | SAM | Supports AHCI Mode Or SATA Controller supports A task-file based register int | AHCI mode only and does not support legacy |
| 17 | 1b | RO | SPM | Supports Port Multiplie SATA Controller supports of any of its ports. | r command-based switching Port Multiplier on |
| 16 | 0b | RO | FBSS | FIS-based Switching Su If FIS-based Switching is | upported not implemented, this field is set as reserved. |
| 15 | 1b | RO | PMD | PIO Multiple DRQ Block SATA Controller supports multiple DRQ block data transfers for the PIO command protocol. | |
| 14 | 1b | RO | SSC | Slumber State Capable SATA Controller supports transitions to the interface SLUMBER power management state. | |
| 13 | 1b | RO | PSC | Partial State Capable SATA Controller supports i management state. | transitions to the interface PARTIAL power |
| 12 :08 | 1Fh | RO | NCS | Number of Command S SATA Controller supports | lots 32 command slots per port. |
| 07 | 1b | RO | cccs | Command Completion C SATA Controller supports | Coalescing Support command completion coalescing. |
| 06 | 0b | RO | EMS | Enclosure Management SATA Controller does not s | Support support enclosure management. |
| 05 | 0b | RO | SXS | only connector, which 1 = Indicates that the SA signal only connector externally accessible. | TA Controller has no ports that have a signal a is externally accessible. TA Controller has one or more Ports that has a compart of that connector) that is when this bit is set to 1, the software can set by bit to determine whether a specific Port has |
| 04:00 | 00001b | RO | NP | Number of Ports 0's based value indicating Controller: The options for this field a 1h: 2 Ports | the number of ports supported by the SATA |

7.3.3.2 Global HBA Control Register

This register controls various global actions of the SATA Controller.



Table 140. 04h: Global HBA Control Register

| Size: 32-b | Size: 32-bit | | Default: 80000000h | | Power Well: Core |
|-------------------|--------------|-------------------|---------------------------|---|--|
| Acce | ess | PCI Configuration | B:D: | F D6:F0 | Offset Start: 04h Offset End: 07h |
| Bit Range | Default | Access | Acronym | | Description |
| 31 | 1b | RO | AE | AHCI Enable This bit is always set since indicated by the CAP.SAM | e SATA Controller supports only AHCI mode as =1. |
| 30 :03 | 000000 0h | RO | | Reserved | |
| 02 | 0b | RO | MRSM | MSI Revert to Single Message If MSI Revert to Single Message is not implemented, this field is set as reserved. | |
| 01 | 0b | RW | IE | Interrupt Enable This global bit enables interrupts from the SATA Controller. When cleared, all interrupt sources from all the ports are disabled (masked). When set, interrupts are enabled and any SATA Controller interrupt event causes intrq output assertion. This field is reset on Global reset (GHC.HR=1). | |
| 00 | 0b | wo | HR | HBA Reset When the software sets this bit, it causes an internal Global reset of the SATA Controller. When staggered spin-up is not supported, all state machines that relate to data transfers and queuing return to an idle state, and all the ports are re-initialized by sending COMRESET. When staggered spin-up is supported, the software must spin-up each port after this reset has completed. See "Global Reset" for details. The SATA Controller clears this bit when the reset action is done. A software write of 0 has no effect. | |

7.3.3.3 Interrupt Status Register

This register indicates the Ports within the SATA Controller that have an interrupt pending and requires service. This register is reset on Global reset (GHC.HR=1).

Table 141. 08h: Interrupt Status Register

| Size: 32-b | Size: 32-bit | | Default: 00000000h | | Power Well: Core |
|--------------------------|---------------|-------------------|---|---|---|
| Access PCI Configuration | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 08h Offset End: 0Bh |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :03 | 000000 00h | RO | Reserved | | |
| 02 | 0b | RWC | IPS This bit is defined for the command completion coalescing interrupt defined by CCC_CTL.INT. | | command completion coalescing interrupt |
| 01:00 | 00b | RWC | IPS | Interrupt Pending Status When set, this bit indicates that the corresponding port has an interrupt pending. The software can use this information to determine which port require service after an interrupt. The bits of this field are set by the ports that have interrupt events pending in the P#IS bits and enabled by the P#IE. The software writes to the bits that needs to be cleared. | |



7.3.3.4 Ports Implemented Register

Table 142. OCh: Ports Implemented Register

| Size: 32-b | Size: 32-bit | | Default: HwInit | | Power Well: Core | |
|-------------------|---------------|-------------------|--|----------|--|--|
| Access PCI | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 0Ch Offset End: 0Fh | |
| Bit Range | Default | Access | Acronym | | Description | |
| 31 :02 | 000000 00h | RO | | Reserved | | |
| 01:00 | HwInit | RO | Ports Implemented This register is bit significant. 0 = The port is not available for the software to use. 1 = The corresponding port is available for the software to use. The maximum number of bits that can be set to 1 is CAP.NP+1. At one bit must be set to 1. The contents of this register are relevant to the CCC_PORTS (Com Completion Coalescing Ports) register. | | able for the software to use. ort is available for the software to use. bits that can be set to 1 is CAP.NP+1. At least ter are relevant to the CCC PORTS (Command | |

7.3.3.5 AHCI Version Register

This register indicates the major and minor version of the AHCI specification that the SATA Controller implementation supports. The SATA Controller supports Version 1.20.

Note:

The SATA Controller core currently complies fully with AHCI Version 1.10 and complies with AHCI version 1.20, except FIS-based switching. FIS-based switching is not currently supported.

Table 143. 10h: AHCI Version Register

| Size: 32-bit | | | Default: 00010100h | | Power Well: Core |
|-------------------|---------|-------------------|---------------------------|--|--------------------------------------|
| Access PCI Config | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 10h Offset End: 13h |
| Bit Range | Default | Access | Acronym | Description | |
| 31 :16 | 0001h | RO | MJR | Major Version Number Indicates that the major AHCI version is 1.0. | |
| 15 :00 | 0100h | RO | MNR | Minor Version Number Indicates that the minor AHCI version is .20. | |

7.3.3.6 Command Completion Coalescing Control

This register is used to configure the Command Completion Coalescing (CCC) feature for the SATA Controller core. It is reset on Global reset.



Table 144. 14h: Command Completion Coalescing Control

| Size: 32-bit | | Default: See below | | Power Well: Core | |
|--------------|---------|--------------------|---------|---|--|
| Acce | ess | PCI Configuration | B:D: | F D6:F0 | Offset Start: 14h Offset End: 17h |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :16 | 0001h | RW,RO | TV | Time-out Value This field specifies the CCC time-out value in 1ms intervals. The softwood this value prior to enabling CCC. The options for this field are: RW when CCC_CTL.EN==0. RO when CCC_CTL.EN==1. A time-out value of 0000h is reserved and should not be used. | |
| 15 :08 | 01h | RW,RO | СС | Command Completions This field specifies the number of command completions that are necessary to cause a CCC interrupt. The value 00h for this field disables CCC interrupts being generated based on the number of commands completed. In this case, CCC interrupts are only generated based on the timer. The software loads this value prior to enabling CCC: Field access is: RW when CCC_CTL.EN==0 RO when CCC_CTL.EN==1 | |
| 07 :03 | 2h | RO | INT | number of ports configure | errupt used by the CCC feature, using the d for the core. urs, the field IS.IPS[INT] is set to 1. |
| 04 | 0b | RW | PV | Pattern Version This bit is used to select either the short or long version of the SSOP, HTDP, LTDP, LFSCP, or COMP patterns. The options for this field are: 0 = Short pattern version 1 = Long pattern version | |
| 02 :01 | 00b | RO | | Reserved | |
| 00 | Ob | RW | EN | Enable The options for this field are: 0 = CCC feature is disabled and no CCC interrupts are generated. 1 = CCC feature is enabled and CCC interrupts may be generated base on the time-out or command completion conditions. Note: When field CCC_CTL.EN=1, the software can not change the fields CCC_CTL.TV and CCC_CTL.CC. | |

7.3.3.7 **Command Completion Coalescing Ports**

This register specifies the ports that are coalesced as part of the CCC feature when $CCC_CTL.EN==1$. It is reset on Global reset.

Intel® Platform Controller Hub EG20T Datasheet 162

Downloaded from Arrow.com.



Table 145. 18h: Command Completion Coalescing Ports

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|--------------------------|---------------|-------------------|---------------------------|--|--|
| Access PCI Configuration | | PCI Configuration | B:D:F D6:F0 | | Offset Start: 18h Offset End: 18h |
| Bit Range | Default | Access | Acronym | Acronym Description | |
| 31:00 | 000000 00h | RW | PRT | where bit 0 corresponding the options for this 0 = the corresponding the correspondi | field are: ing port is not part of the CCC feature. ing port is part of the CCC feature. ter must also have the corresponding bit set in the PI |

7.3.3.8 BIST Activate FIS Register

This register contains the pattern definition (bits [23:16] of the first DWORD) and data pattern (bits [7:0] of the second DWORD) fields of the received Built In Self Test (BIST) Activate FIS. These fields define the SATA Controller loopback responder mode requested by the device. It is updated every time a new BIST Activate FIS is received from the device. Reset on Global or Port reset.

Table 146. A0h: BIST Activate FIS Register (Sheet 1 of 2)

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|-------------------|---------|---------------------------|--------------------|---|--|
| Access PCI | | PCI Configuration | B:D:F D6:F0 | | Offset Start: A0h Offset End: A3h |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :16 | 0000h | RO | | Reserved | |
| 15:08 | 00h | RO | NCP | (bits [7:0]). This value de only mode (BISTAFR.PD=) F1h: Low transition densit B5h: High transition densit ABh: Low frequency spect 7Fh: Simultaneous switch 8Bh: Lone Bit pattern (LB 78h: Mid frequency test p 4Ah: High frequency test 7Fh: Low frequency test p | cy pattern (LTDP) ity pattern (HTDP) ity pattern (HTDP) itral component pattern (LFSCP) ing outputs pattern (SSOP) P) attern (MFTP) pattern (HFTP) battern (LFTP) its is decoded, the simultaneous switching |

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 163



Table 146. A0h: BIST Activate FIS Register (Sheet 2 of 2)

| Size: 32-b | Size: 32-bit | | Default: 00000000h | | Power Well: Core |
|--------------------------|--------------|-------------------|---------------------------|---|--|
| Access PCI Configuration | | PCI Configuration | B:D:F D6:F0 | | Offset Start: A0h Offset End: A3h |
| Bit Range | Default | Access | Acronym | | Description |
| | | | | Pattern Definition | |
| | | | PD | Indicates the pattern definition field of the received BIST Activate FIS - bits [23:16] of the first DWORD. It is used to put the SATA Controller in one of the following BIST modes: | |
| | | | | 10h: Far-end retimed | |
| 07:00 | 00h | RO | | 08h: Far-end analog (when PHY supports this mode) | |
| 07.100 | 00 | | | 80h: Far-end transmit only | |
| | | | | A0h: Far-end transmit onl | y with scrambler bypassed |
| | | | | The device should not use acknowledged with R_ERR | other values, otherwise, the FIS is negatively lp. |
| | | | | For far-end transmit only required data pattern. | modes, BISTAFR.NCP field contains the |

7.3.3.9 BIST Control Register

This register is used in BIST initiator modes. The host software loads the register prior to sending BIST Activate FIS to the device (via TXBISTPD write). It is reset on a Global or Port reset.

Table 147. A4h: BIST Control Register (Sheet 1 of 3)

| Size: 32-bit | | Default: 00000700h | | Power Well: Core | |
|--------------------------|---------|---------------------------|---------|--|--|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: A4h Offset End: A7h | |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :21 | 000h | RO | | Reserved | |
| 20 | 0b | wo | FERLB | Far-end Retimed Loopback When set, this bit is used to put the SATA Controller Link into Far-enc Retimed mode, without the BIST Activate FIS, regardless whether the device is connected or disconnected (Link in NOCOMM state). This fiel one-shot type and reads returns 0. | |
| 19 | 0b | RO | | Reserved | |
| 18 | 0b | wo | ТХО | Transmit Only When the device is disconnected, this bit is used to initiate transmissio of one of the non-compliant patterns defined by the BISTCR.PATTERN value. | |
| 17 | 0b | wo | CNTCLR | reads returns 0. | count registers. This field is one-shot type and STSR, and BISTDECR registers. |



Table 147. A4h: BIST Control Register (Sheet 2 of 3)

| Size: 32-b | it | | Default | : 00000700h | Power Well: Core |
|-------------------|---------|-------------------|---------|---|--|
| Acce | ess | PCI Configuration | B:D:I | F D6:F0 | Offset Start: A4h Offset End: A7h |
| Bit Range | Default | Access | Acronym | | Description |
| | | | | field is one-shot type and | Y into near-end analog loopback mode. This |
| 16 | 0b | wo | NEALB | This mode should be initia mode, or with the device of state). | |
| 15 :11 | 00000b | RO | | Reserved | |
| 10:08 | 7h | RW | LLC | and repeat primitive drop. normal and BIST modes o Bit8—SCRAM The options for this field a Scrambler disabled in Sit9—DESCRAM The options for this field a Descrambler disabled in Bit9—DESCRAM The options for this field a Endowment Bit10—RPD The options for this field a Repeat primitive drop mode. Sit10—RPD The options for this field a Repeat primitive drop mode. Figure 1: Repeat primitive drop mode. The port clears the SCRAM responder far-end transmit (BISTAFR.PD=80h). In normal mode, the Functionanged only during Port | re: In normal mode, enabled in BIST mode normal mode, disabled in BIST mode re: In normal mode, enabled in BIST mode in normal mode, enabled in BIST mode in normal mode, disabled in BIST mode re: In function disabled in normal mode, NA in BIST rop function enabled in normal mode, NA in In bit (enabled) when the port enters a it BIST mode with scrambling enabled tion's scrambler, descrambler, or RPD can be |
| 07 | 0b | RO | | Reserved | |
| 06 | 0b | RW | ERREN | FIS boundary, to set corre The options for this field a | re: he FIS, allow errors inside the FIS |
| 05 | 0b | RW | FLIP | Flip Disparity This bit is used to change opposite every time the so | disparity of the current test pattern to the oftware changes the state. |
| 04 | 0b | RW | PV | Pattern Version This bit is used to select e HTDP, LTDP, LFSCP, and CO The options for this field a 0 = Short pattern version 1 = Long pattern version | re: |

July 2012 Intel® Platform Controller Hub EG20T Datasheet Order Number: 324211-009US 165



Table 147. A4h: BIST Control Register (Sheet 3 of 3)

| Size: 32-bit | | Default | :: 00000700h | Power Well: Core | |
|----------------------|---------|-------------------|--------------------|---|--|
| Access PCI Configura | | PCI Configuration | B:D:F D6:F0 | | Offset Start: A4h Offset End: A7h |
| Bit Range | Default | Access | Acronym | | Description |
| 03:00 | Oh | RW | PATTERN | retimed/ far-end analog/ I compliant patterns for traithe software writing to the The options for this field a 0000b: Simultaneous Swif 0001b: High Transition De 0010b: Low Transition De 0011b: Low frequency Sp 0100b: Composite pattern 0101b: Lone Bit Pattern (I 0110b: Mid Frequency Tes 0111b: High Frequency Tes 1000b: Low Frequency Tes All other values are reserved. | cre: ctching Outputs Pattern (SSOP) cnsity Pattern (HTDP) cectral Component Pattern (LFSCP) c(COMP) LBP) ct Pattern (MFTP) cst Pattern (HFTP) cst Pattern (LFTP) ced and should not be used. ches listed above are used, Composite pattern |

7.3.3.10 BIST FIS Count Register

This register contains the received BIST FIS count in the loopback initiator far-end retimed, far-end analog and near-end analog modes. It is updated each time a new BIST FIS is received. It is reset by Global reset, Port reset (COMRESET) or by setting the BISTCR.CNTCLR bit. This register does not roll over and freezes when the FFFF_FFFFh value is reached. It takes approximately 65 hours of continuous BIST operation to reach this value.

Table 148. A8h: BIST FIS Count Register

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|--------------------------|---------------|--------------------|---------------------------|--------------------------------------|------------------|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: A8h Offset End: ABh | |
| Bit Range | Default | Access | Acronym | Description | |
| 31 :00 | 000000 00h | RO | RBFC | Received BIST FIS Count | |

7.3.3.11 BIST Status Register

This register contains errors detected in the received BIST FIS in the loopback initiator far-end retimed, far-end analog and near-end analog modes. It is updated each time a new BIST FIS is received. It is reset by Global reset, Port reset (COMRESET) or by setting the BISTCR.CNTCLR bit.

Intel[®] Platform Controller Hub EG20T Datasheet 166

Order Number: 324211-009US



Table 149. ACh: BIST Status Register

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|--------------------|---------|---------------------------|--------------------|---|--------------------------------------|
| Access PCI Configu | | PCI Configuration | B:D:F D6:F0 | | Offset Start: ACh Offset End: AFh |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :24 | 00h | RO | | Reserved | |
| 23 :16 | 00h | RO | BRSTERR | Burst Error This field contains the burst error count. It is accumulated each time a burst error condition is detected: DWORD error is detected in the received frame after 1.5 seconds (27,000 frames) passes since the previous burst error was detected. The BRSTERR value does not roll ove and freezes at FFh. This field is updated when parameter BIST MODE=DWORD. | |
| 15 :00 | 0000h | RO | FRAMERR | Frame Error This field contains the frame error count. It is accumulated (new value is added to the old value) each time a new BIST frame with a CRC error is received. The FRAMERR value does not roll over and freezes at FFFFh. | |

7.3.3.12 BIST DWORD Error Count Register

This register contains the number of DWORD errors detected in the received BIST frame in the loopback initiator far-end retimed, far-end analog and near-end analog modes. It is updated each time a new BIST frame is received. It is reset by Global reset, Port reset (COMRESET) or by setting the BISTCR.CNTCLR bit.

This register is updated only when the parameter BIST_MODE="DWORD".

Table 150. B0h: BIST DWORD Error Count Register

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|--------------------------|---------------|---------------------------|--------------------|---|--------------------------------------|
| Access PCI Configuration | | PCI Configuration | B:D:F D6:F0 | | Offset Start: B0h Offset End: B3h |
| Bit Range | Default | Access | Acronym | | Description |
| 31:00 | 000000 00h | RO | DWERR | DWORD Error Count This field contains the DWORD error count. It is accumulated (new val is added to the old value) each time a new BIST frame is received. Th DWERR value does not roll over and freezes when it exceeds FFFFF000 | |

7.3.3.13 OOB Register

This register is reserved.

Table 151. BCh: OOB Register

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core | |
|--------------------------|---------------|-------------------|---------------------------|-------------|--------------------------------------|--|
| Access PCI Configuration | | PCI Configuration | B:D:F D6:F0 | | Offset Start: BCh Offset End: BFh | |
| Bit Range | Default | Access | Acronym | Description | | |
| 31 :00 | 000000 00h | RO | | Reserved. | | |

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 167



7.3.3.14 Timer 1 ms Register

This register is used to generate a 1 ms tick for the CCC logic, based on the bus clock frequency. The software must initialize this register with the required value after power-up before using the CCC feature. This register is reset to 100,000d (TIMV value for 100-MHz CLKH) on power-up and is not affected by Global reset.

Table 152. E0h: Timer 1 ms Register

| Size: 32-bit | | Default: 000186A0h | | Power Well: Core | | |
|--------------|---------|--------------------|--|------------------|--|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | Offset Start: E0h Offset End: E3h | |
| Bit Range | Default | Access | Acronym | | Description | |
| 31 :20 | 000h | RO | Reserved | | | |
| 19:00 | 186A0h | RW/RO | Ims Timer Value This field contains the following value for the internal timer to generat 1 ms tick: TIMV Fhclk x 1000 where Fhclk = BUS clock frequency in MHz The options for this field are: • RW when CCC_CTL.EN==0 • RO when CCC_CTL.EN==1. | | = BUS clock frequency in MHz are: N==0 | |

7.3.3.15 Global Parameter 1 Register

Table 153. E8h: Global Parameter 1 Register (Sheet 1 of 2)

| Size: 32-bit | | Default: 98000000h | | Power Well: Core | |
|--------------|----------------|---------------------------|--------------------|---|--------------------------------------|
| Acce | Access PCI Con | | B:D:F D6:F0 | | Offset Start: E8h Offset End: EBh |
| Bit Range | Default | Access | Acronym | | Description |
| 31 | 1b | RO | ALIGN_M | Rx Data Alignment The valid values of the field are: 0 = Misaligned 1 = Aligned | |
| 30 | 0b | RO | RX_BUFFER | Rx Data Buffer The valid values of the field are: $0 = \text{Exclude}$ $1 = \text{Include}$ | |
| 29 :28 | 01b | RO | PHY_DATA | PHY Data Width The valid values of the field are: 0h = 1 1h = 2 2h = 4 Other values are reserved. | |
| 27 | 1b | RO | PHY_RST | PHY Reset Mode The valid values of the field are: 0 = Low 1 = High | |
| 26 :21 | 000000 b | RO | PHY_CTRL | _CTRL PHY Control Width | |
| 20 :15 | 00h | RO | PHY_STAT | PHY_STAT PHY Status Width | |



Table 153. E8h: Global Parameter 1 Register (Sheet 2 of 2)

| Size: 32-bit | | Default: | 98000000h | Power Well: Core | |
|--------------|---------|-------------------|--------------------|---|--------------------------------------|
| Acce | ess | PCI Configuration | B:D:F D6:F0 | | Offset Start: E8h Offset End: EBh |
| Bit Range | Default | Access | Acronym | | Description |
| 14 | 0b | RO | LATCH_M | LATCH_M The valid values of the field are: 0 = Exclude 1 = Include | |
| 13 | 0b | RO | BIST_M | BIST Loopback Checking Depth The valid values of the field are: 0 = FIS 1 = DWORD | |
| 12 | 0b | RO | PHY_TYPE | PHY Interface Type The valid values of the field are: 0 = Configurable 1 = Synopsis | |
| 10 | 0b | RO | RETURN_ERR | BUS Error Response The valid values of the field are: 0 = False 1 = True | |
| 09 :08 | 00b | RO | BUS_ENDIAN | Bus Endian The valid values of the field are: 0 = Little 1 = Big 2 = Dynamic | |
| 07 | 0b | RO | S_HADDR | BUS Slave Address Bus Width The valid values of the field are: 0 = 32 bits 1 = 64 bits | |
| 06 | 0b | RO | M_HADDR | BUS Master Address Bus Width The valid values of the field are: 0 = 32 bits 1 = 64 bits | |
| 05:00 | 00h | RO | | Reserved | |

7.3.3.16 Global Parameter 2 Register

Table 154. ECh: Global Parameter 2 Register (Sheet 1 of 2)

| Size: 32-bit | | Default: 0000004Bh | | Power Well: | Core | |
|--------------------------|---------|--------------------|---------|---|------|--|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: Offset End: | | |
| Bit Range | Default | Access | Acronym | Description | | |
| 31 :15 | 0000h | RO | | Reserved | | |
| 14 | 0b | RO | DEV_CP | Cold Presence Detect The valid values of the field are: 0 = Exclude 1 = Include | | |



Table 154. ECh: Global Parameter 2 Register (Sheet 2 of 2)

| Size: 32-bit | | Default: | 0000004Bh | Power Well: Core | |
|--------------------------|---------|----------|-------------|---|-------------|
| Access PCI Configuration | | B:D:F | D6:F0 | Offset Start: ECh Offset End: EFh | |
| Bit Range | Default | Access | Acronym | | Description |
| 13 | 0b | RO | DEV_MP | Mechanical Presence Switch The valid values of the field are: 0 = Exclude 1 = Include | |
| 12 | 0b | RO | ENCODE_M | 8b/10b Encoding/Decoding The valid values of the field are: 0 = Exclude 1 = Include | |
| 11 | 0b | RO | RXOOB_CLK_M | Rx OOB Clock Mode The valid values of the fit 0 = RxClock 1 = Separate | eld are: |
| 10 | 0b | RO | RX_OOB_M | Rx OOB Mode The valid values of the field are: 0 = Exclude 1 = Include | |
| 09 | 0b | RO | TX_OOB_M | Tx OOB Mode The valid values of the field are: 0 = Exclude 1 = Include | |
| 08 :00 | 04Bh | RO | RXOOB_CLK | Rx OOB Clock Frequen | су |

7.3.3.17 Port Parameter Register

Table 155. F0h: Port Parameter Register (Sheet 1 of 2)

| Size: 32-bit | | Default: 00000292h | | Power Well: Core | |
|--------------------------|-------------|---------------------------|----------|---|-------------|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: F0h Offset End: F3h | |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :10 | 000000 h | RO | | Reserved | |
| 09 | 1b | RO | TX_MEM_M | Tx FIFO Memory Read Port Type The valid values of the field are: 0 = Async 1 = Sync | |
| 08 | 0b | RO | TX_MEM_S | Tx FIFO Memory Type The valid values of the field are: 0 = External 1 = Internal | |
| 07 | 1b | RO | RX_MEM_M | Rx FIFO Memory Read Port Type The valid values of the field are: 0 = Async 1 = Sync | |

Intel[®] Platform Controller Hub EG20T Datasheet 170



Table 155. F0h: Port Parameter Register (Sheet 2 of 2)

| Size: 32-bit | | Default: 00000292h | | Power Well: Core | |
|--------------|--------------------------|---------------------------|--------------|---|--------------------------------------|
| Acce | Access PCI Configuration | | B:D:F | D6:F0 | Offset Start: F0h Offset End: F3h |
| Bit Range | Default | Access | Acronym | | Description |
| 06 | 0b | RO | RA_MEM_S | Rx FIFO Memory Type The valid values of the field are: 0 = External 1 = Internal | |
| 05:03 | 010b | RO | TXFIFO_DEPTH | Tx FIFO Depth The valid values of the field are: 0h = 32 1h = 64 2h = 128 3h = 256 4h = 512 5h = 1024 6h = 2048 7h = Reserved | |
| 02:00 | 010b | RO | RXFIFO_DEPTH | Rx FIFO Depth The valid values of the field are: 0h = Reserved 1h = 64 2h = 128 3h = 256 4h = 512 5h = 1024 6h = 2048 7h = Reserved | |

7.3.3.18 Test Register

This register is used to put the SATA Controller slave interface into a test mode and to select a Port for BIST operation.

Table 156. F4h: Test Register (Sheet 1 of 2)

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core | |
|------------------|---------|-------------------|---------------------------|--|--------------------------------------|--|
| Access PC | | PCI Configuration | B:D:F D6:F0 | | Offset Start: F4h Offset End: F7h | |
| Bit Range | Default | Access | Acronym | | Description | |
| 31 :19 | 0000h | RO | | Reserved | | |
| 18 :16 | 0h | RW | PSEL | Port Select The valid values of the field are: 0h = Port0 is selected 1h = Port1 is selected | | |
| 15 :01 | 0000h | RO | Reserved | | | |



Table 156. F4h: Test Register (Sheet 2 of 2)

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|--------------------------|---------|---------------------------|----------------|---|---|
| Access PCI Configuration | | B:D: | F D6:F0 | Offset Start: F4h Offset End: F7h | |
| Bit Range | Default | Access | Acronym | | Description |
| 00 | Ob | RW | TEST_IF | mode: The options for this field at 0 = Normal mode: The react the SATA Controller state accessed in this mode accessed in this mode. GHC register IE bit BISTAFR register NCP BISTCR register LLC, BISTFCTR, BISTSR, B P#CLB/CLBU, P#FB/F P#IS register RWC and P#IE register P#CMD register ASP, P#TFD, P#SIG register P#SCTL register P#SCTL register P#SACT, P#CI, P#SN' P#DMACR register P#PHYCR register P#PHYCR register P#PHYCR register P#PHYCR register P#PHYSR register Anotes: 1. Interrupt is assisted after setting the GHC.IE=1. CAP.SMPS/SSS are HwInit type written once at 3. Global SATA Co | SATA Controller slave interface into the test re: ad back value of some registers is a function of tate and does not match the value written. back value of the registers matches the value ation is disabled. The following registers can be e: and PD bits become read-write ERREN, FLIP, PV, PATTERN ISTDECR become read-write BU registers d UFS bits become read-write ALPE, DLAE, ATAPI, PMA bits ers become read-write ibits become read-write bits TF registers become read-write |

7.3.3.19 Version Register

This 32-bit read-only register contains hard-coded hexadecimal SATA Controller component version value set by the AHSATA_VERSION_NUM parameter. The value represents an ASCII code of the version number.

Table 157. F8h: Version Register

| Size: 32-b | Size: 32-bit | | | See below | Power Well: Core | |
|-------------------|---------------|-------------------|--------------------|---|--------------------------------------|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | Offset Start: F8h Offset End: FBh | |
| Bit Range | Default | Access | Acronym | Description | | |
| 31 :00 | 313331 2Ah | RO | VERSION | SATA Controller hard-coded hexadecimal version value. | | |



7.3.3.20 ID Register

This register contains a hard-coded hexadecimal SATA Controller identification value.

Table 158. FCh: ID Register

| Size: 32-bit | | | Default: See below | | Power Well: Core |
|--------------------------|---------------|--------------------|--------------------|--|------------------|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: FCh Offset End: FFh | |
| Bit Range | Default | Access | Acronym | Description | |
| 31 :00 | 000000 00h | RO | IDV | SATA Controller hard-coded hexadecimal identification value. | |

7.3.3.21 Port# Command List Base Address Register (P#CLB)

Table 159. 100h: Port# Command List Base Address Register (P#CLB)

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|--------------|-------------|-------------------|---------------------------|---|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 100h/180h Offset End: 103h/183h |
| Bit Range | Default | Access | Acronym | ym Description | |
| 31 :10 | 000000 h | RW | CLB | Command List Base Address Indicates the 32-bit base physical address for the command list for this port. This base is used when fetching commands to execute. The structure pointed to by this address range is 1 KB in length. This address must be KB aligned as indicated by bits [9:0] being read only. | |
| 09 :00 | 000h | RO | | Reserved | |

7.3.3.22 Port# Command List Base Address Upper 32-Bits Register (P#CLBU)

Table 160. 104h: Port# Command List Base Address Upper 32-Bits Register (P#CLBU)

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|--------------|---------------|-------------------|---------------------------|--|--|
| Access | | PCI Configuration | B:D:F | : D6:F0 | #: Offset Start: 104h/184h Offset End: 107h/187h |
| Bit Range | Default | Access | Acronym | Description | |
| 31 :00 | 000000 00h | RO | CLBU | Command List Base Address Upper This location is reserved. | |

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 173



7.3.3.23 Port# FIS Base Address Register (P#FB)

Table 161. 108h: Port# FIS Base Address Register (P#FB)

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|--------------|-------------|-------------------|---------------------------|---|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 108h/188h Offset End: 10Bh/18Bh |
| Bit Range | Default | Access | Acronym | Description | |
| 31 :08 | 000000 h | RW | FB | FIS Base Address Indicates the 32-bit base physical address for received FISes. The structure pointed to by this address range is 256 bytes in length. This address must be 256 byte aligned as indicated by bits [7:0], which arread only. | |
| 07:00 | 00h | RO | | Reserved | |

7.3.3.24 Port# FIS Base Address Upper 32-Bits Register (P#FBU)

Table 162. 110h: Port# FIS Base Address Upper 32-Bits Register (P#FBU)

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|--------------|---------------|---------------------------|--------------------|---|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 10Ch/10Fh Offset End: 18Ch/18Fh |
| Bit Range | Default | Access | Acronym | Description | |
| 31 :00 | 000000 00h | RO | FBU | FIS Base Address Upper This location is reserved. | |

7.3.3.25 Port# Interrupt Status Register (P#IS)

This register is used to generate SATA interrupt when any of the bits are set. Bits in this register are set by some internal conditions and cleared by the software writing ones in the positions it wants to clear.

This register is reset on Global SATA reset.

Table 163. 110h: Port# Interrupt Status Register (P#IS) (Sheet 1 of 3)

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|--------------|---------|---------------------------|--------------------|---|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 110h/190h Offset End: 113h/193h |
| Bit Range | Default | Access | Acronym | Description | |
| 31 | 0b | RO | CPDS | Cold Port Detect Status This field is reserved. | |
| 30 | 0b | RWC | TFES | Task File Error Status This bit is set whenever the P#TFD.STS register is updated by the do and the error bit (bit 0) is set. | |



Table 163. 110h: Port# Interrupt Status Register (P#IS) (Sheet 2 of 3)

| Size: 32-bit | | | Default | :: 00000000h | Power Well: Core |
|--------------------------|---------|-------------------|---------|---|--|
| Access PCI Configuration | | PCI Configuration | B:D: | F D6:F0 | #: 0 / 1 Offset Start: 110h/190h Offset End: 113h/193h |
| Bit Range | Default | Access | Acronym | | Description |
| 29 | 0b | RWC | HBFS | Host Bus Fatal Error Sta This bit is set when the BU ERROR response from the | JS Master of the SATA controller detects an |
| 28 | 0b | RWC | HBDS | Host Bus Data Error Sta This bit is always cleared | |
| 27 | 0b | RWC | IFS | Interface Fatal Error Status This bit is set when any of the following conditions is detected: • SYNC escape is received from the device during H2D Register or Date FIS transmission • One or more of the following errors are detected during Data FIS transfer: • 10B to 8B Decode Error (P#SERR.DIAG_B) • Protocol (P#SERR.ERR_P) • CRC (P#SERR.DIAG_C) • Handshake (P#SERR.DIAG_H) • PHY Not Ready (P#SERR.ERR_C) • Unknown FIS is received with good CRC, but the length exceeds 64 bytes • PRD table byte count is zero Port DMA transitions to a fatal state until the software clears P#CMD.ST bit or resets the interface by way of Port or Global reset. | |
| 25 | 0b | RO | | Reserved. | |
| 24 | 0b | RWC | OFS | write operation, when the total bytes than the transformations to a second contract of the transitions are second contract of the transition of | and list overflow is detected during read or software builds command table that has fever action given to the device. fatal state until the software clears P#CMD.ST by way of Port or Global reset. |
| 23 | 0b | RWC | IPMS | field did not match what v This bit may be set during to the normal Port Multipli | eived a FIS from a device whose Port Multiplier vas expected. enumeration of devices on a Port Multiplier due |
| 22 | 0b | RO | PRCS | PHY Ready Change Status This bit reflects the state of the P#SERR.DIAG_N bit. When set to 1, indicates the internal p#_phy_ready signal changed state. To clear this bit, the software must clear the P#SERR.DIAG_N bit to 0. | |
| 21:08 | 0h | RO | | Reserved. | |
| 07 | 0b | RO | DMPS | Device Mechanical Pres This field is reserved. | ence Status |
| 06 | 0b | RO | PCS | 0 = No change in Current 1 = Change in Current Co | of the P#SERR.DIAG_X bit: Connect Status. |

July 2012 Intel® Platform Controller Hub EG20T Datasheet Order Number: 324211-009US 175



Table 163. 110h: Port# Interrupt Status Register (P#IS) (Sheet 3 of 3)

| Size: 32-b | Size: 32-bit | | Default | t: 00000000h | Power Well: Core |
|----------------------|--------------|-------------------|--------------------|---|---|
| Access PCI Configura | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 110h/190h Offset End: 113h/193h |
| Bit Range | Default | Access | Acronym | | Description |
| 05 | 0b | RWC | DPS | Descriptor Processed A PRD with the I bit set has transferred all of its data. Note: This is an opportunistic interrupt and must not be used to definitively indicate the end of a transfer. Two PRD interrupts could happen close in time together such that the second interrupt is missed when the first PRD interrupt is being clear | |
| 04 | Ob | RO | UFS | Unknown FIS Interrupt When set to 1, indicates that an unknown FIS was received and has been copied into system memory. This bit is cleared to 0 by the software clearing the P#SERR.DIAG_F bit to 0. Note: The UFS bit does not directly reflect the P#SERR.DIAG_F bit. P#SERR.DIAG_F bit is set immediately when an unknown FIS is detected, whereas the UFS bit is set when that FIS is posted to memory. The software should wait to act on an unknown FIS until the UFS bit is set to 1 or the two bits may become out of sync. | |
| 03 | 0b | RWC | SDBS | Set Device Bits Interru A Set Device Bits FIS has copied into system memo | been received with the 'I' bit set and has been |
| 02 | 0b | RWC | DSS | DMA Setup FIS Interrul A DMA Setup FIS has bee copied into system memo | n received with the 'I' bit set and has been |
| 01 | 0b | RWC | PSS | into system memory, and transferred. | ot n received with the 'I' bit set, has been copied the data related to that FIS has been the data transfer results in an error. |
| 00 | 0b | RWC | DHRS | Device to Host Register A D2H Register FIS has be copied into system memo | een received with the 'I' bit set, and has been |

7.3.3.26 Port# Interrupt Enable Register (P#IE)

This register enables and disables the reporting of the corresponding interrupt to the software. When a bit is set (1) and the corresponding interrupt condition is active, the SATA intrq output is asserted.

Interrupt sources that are disabled (0) are still reflected in the status registers. This register is symmetrical with the P#IS register. This register is reset on Global SATA reset.

Table 164. 114h: Port# Interrupt Enable Register (P#IE) (Sheet 1 of 3)

| Size: 32-b | Size: 32-bit | | | 00000000h | Power Well: Core |
|--------------------------|--------------|-------------------|--------------------|---|--|
| Access PCI Configuration | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 114h/194h Offset End: 117h/197h |
| Bit Range | Default | Access | Acronym | Description | |
| 31 | 0b | RO | (.bDF | Cold Port Detect Enable This field is reserved. | |



Table 164. 114h: Port# Interrupt Enable Register (P#IE) (Sheet 2 of 3)

| Size: 32-bit | | | Default | : 00000000h | Power Well: Core |
|--------------|---------|-------------------|---------------------|--|--|
| Access | | PCI Configuration | B:D:I | F D6:F0 | #: 0 / 1 Offset Start: 114h/194h Offset End: 117h/197h |
| Bit Range | Default | Access | Acronym Description | | |
| 30 | 0b | RW | TFEE | Task File Error Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.TFES=1 | |
| 29 | 0b | RW | HBFE | Host Bus Fatal Error Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.HBFS=1 | |
| 28 | 0b | RW | HBDE | Host Bus Data Error Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.HBDS=1 | |
| 27 | 0b | RW | IFE | Interface Fatal Error Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.IFS=1 | |
| 26 | 0b | RW | INFE | Interface Non-Fatal Error Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.INFS=1 | |
| 25 | 0b | RO | | Reserved. | |
| 24 | 0b | RW | OFE | Overflow Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.OFS=1 | |
| 23 | 0b | RW | IPME | Incorrect Port Multiplier Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.IPMS=1 | |
| 22 | 0b | RW | PRCE | PHY Ready Change Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.PRCS=1 | |
| 21 :08 | 0000h | RO | | Reserved. | |
| | | | | | |

July 2012 Intel® Platform Controller Hub EG20T Datasheet Order Number: 324211-009US 177



Table 164. 114h: Port# Interrupt Enable Register (P#IE) (Sheet 3 of 3)

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|--------------|---------|-------------------|---------------------------|---|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 114h/194h Offset End: 117h/197h |
| Bit Range | Default | Access | Acronym Description | | Description |
| 07 | 0b | RO | DMPE | Device Mechanical Presence Enable This field is reserved. | |
| 06 | 0b | RW | PCE | Port Change Interrupt Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.PCS=1 | |
| 05 | 0b | RW | DPE | Descriptor Processed Interrupt Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.DPS=1 | |
| 04 | 0b | RW | UFE | Unknown FIS Interrupt Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.UFS=1 | |
| 03 | 0b | RW | SDBE | Set Device Bits FIS Interrupt Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.SDBS=1 | |
| 02 | 0b | RW | DSE | DMA Setup FIS Interrupt Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.DSS=1 | |
| 01 | 0b | RW | PSE | PIO Setup FIS Interrupt Enable Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.PSS=1 | |
| 00 | 0b | RW | DHRE | Device to Host Register FIS Interrupt Dependencies: When the following conditions are true, the intrq output signal is asserted: • This bit=1 • GHC.IE=1 • P#IS.DHRS=1 | |

7.3.3.27 Port# Command Register (P#CMD)

This register contains bits controlling various Port functions. All RW bits are reset on Global reset.

Intel[®] Platform Controller Hub EG20T Datasheet 178



Table 165. 118h: Port# Command Register (P#CMD) (Sheet 1 of 4)

| Size: 32-bit | | | Default: See below | | Power Well: Core | |
|--------------|---------|-------------------|--------------------|---|--|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 118h/198h Offset End: 11Bh/19Bh | |
| Bit Range | Default | Access | Acronym | | Description | |
| 31 :28 | Oh | RW | ICC | Interface Communication Control This field is used to control power management states of the interface. When the Link layer is currently in the L_IDLE state, writes to this field causes the port to initiate a transition to the interface power management state requested. When the Link layer is not currently in the L_IDLE state, writes to this field have no effect. Fh 7h: Reserved 6h: Slumber. This causes the port to request a transition of the interface to the Slumber state. The SATA device can reject the request and the interface remains in its current state. 5h 3h: Reserved 2h: Partial. This causes the port to request a transition of the interface to the Partial state. The SATA device can reject the request and the interface remains in its current state. 1h: Active. This causes the port to request a transition of the interface into the active state. 0h: No-Op/ Idle. This value indicates to the software that the Port# is ready to accept a new interface control command, although the transition to the previously selected state may not yet have occurred. When the software writes a non-reserved value other than No-Op (0h), the Port performs the action and updates this field back to Idle (0h). When the software writes to this field to change the state to a state where the link is already in (i.e., interface is in the active state and a request is made to go to the active state), the port takes no action and returns this field to Idle. When the interface is in a low power state and the software wants to transition to a different low power state, the software must first bring the link to active and then initiate the transition to the desired low power state. | | |
| 27 | Ob | RW | ASP | Aggressive Slumber/ Partial The options for this field are: When set to 1, and P#CMD.ALPE=1, the Port aggressively enters the SLUMBER state when one of the following conditions is true: The Port clears the P#CI and the P#SACT register is cleared. The Port clears the P#SACT register and P#CI is cleared. When cleared to 0, and P#CMD.ALPE=1, the Port aggressively enters the PARTIAL state when one of the following conditions is true: The Port clears the P#CI register and the P#SACT register is cleared. The Port clears the P#SACT register and P#CI is cleared. | | |
| 26 | 0b | RW | ALPE | (PARTIAL or SLUMBER) ba | Management Enable Igressively enters a lower link power state sed on the setting of the P#CMD.ASP bit. Issive power management state transition is | |
| 25 | 0b | RW | DLAE | Drive LED on ATAPI Ena When set to 1, P#CMD.ATA asserts p#_act_led output | API=1, and commands are active, and the Port | |
| 24 | 0b | RW | АТАРІ | Device is ATAPI This bit is used by the portioutput, when commands at the options for this field at 0 = non-ATAPI device 1 = ATAPI device | | |

July 2012 Intel® Platform Controller Hub EG20T Datasheet Order Number: 324211-009US 179



Table 165. 118h: Port# Command Register (P#CMD) (Sheet 2 of 4)

| Size: 32-bit | | | Default: See below | | Power Well: Core |
|------------------|---------|-------------------|--------------------|--|--|
| Access PC | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 118h/198h Offset End: 11Bh/19Bh |
| Bit Range | Default | Access | Acronym | | Description |
| 23 | 0b | RW | APSTE | Automatic Partial to Slumber Transitions Enable When this bit is set, the SATA Link layer transitions from its Partial power management state into Slumber state automatically, regardless of whether it was host software-, Port (aggressive)-, or device initiated. | |
| 22 | 0b | RO | | Reserved. | |
| 21 | HwInit | RW | ESP | External SATA Port When set to 1, indicates that this Port's signal only connector is externally accessible. When set to 1, CAP.SXS is also set to 1. When cleared to 0, indicates that this Port's signal only connector is not externally accessible. | |
| 20 | 0b | RO | CPD | Note: The ESP bit is mutually exclusive with #CMD.HPCP. Cold Presence Detection This field is reserved. | |
| 19 | 0b | RO | MPSP | Mechanical Presence Switch Attached to Port This field is reserved. | |
| 18 | HwInit | RO | НРСР | Hot Plug Capable Port The options for this field are: 0 = Indicates that this Port's signal and power connectors are not externally accessible. 1 = Indicates that this Port's signal and power connectors are externally accessible via a joint signal-power connector for blindmate device hot plug. | |
| 17 | Ob | RW | РМА | Note: The HPCP bit is mutually exclusive with P#CMD.ESP. Port Multiplier Attached The software is responsible for detecting whether a Port Multiplier is present; the SATA Port does not auto-detect the presence of a Port Multiplier. The options for this field are: 0 = A Port Multiplier is not attached to this port. 1 = A Port Multiplier is attached to this port. | |
| 16 | 0b | RO | CPS | Cold Presence State This bit reports whether a device is currently detected on this port as indicated by the p#_cp_det input state (assuming P#CMD.CPD=1). The options for this field are: 0 = no device attached to this Port 1 = device is attached to this Port | |
| 15 | 0b | RO | CR | Command List Running When this bit is set to '1', the command list DMA engine for this port is running. See AHCI state machine in AHCI specification section 5.3.2 for details on when this bit is set and cleared by the port. | |
| 14 | 0b | RO | FR | FIS Receive Running When set to '1', the FIS Receive DMA engine for the port is running. See AHCI specification section 10.3.2 for details on when this bit is set and cleared by the port. | |



Table 165. 118h: Port# Command Register (P#CMD) (Sheet 3 of 4)

| Size: 32-bit | | | Default | : See below | Power Well: Core |
|--------------|---------|-------------------|---------|---|--|
| Acce | ess | PCI Configuration | B:D:I | F D6:F0 | #: 0 / 1 Offset Start: 118h/198h Offset End: 11Bh/19Bh |
| Bit Range | Default | Access | Acronym | | Description |
| 13 | Ob | RO | MPSS | Mechanical Presence Switch State The software must use this bit only when both CAP.SMPS and P#CMD.MPSP are set. This bit reports the state of a mechanical presence switch attached to toport as indicated by the p#_mp_switch input state (assuming CAP.SMPS=1 and #CMD.MPSP=1). The options for this field are: 0 = Switch is closed 1 = Switch is open When CAP.SMPS=0, this bit is cleared to 0. | |
| 12:08 | 00h | RO | ccs | Current Command Slot This field is set to the command slot value of the command that is currently being issued by the Port. • When P#CMD.ST transitions from 1 to 0, this field is re-cleared to 00h. • After P#CMD.ST transitions from 0 to 1, the highest priority slot to issue from next is command slot 0. After the first command has been issued, the highest priority slot to issue from next is P#CMD.CCS+1. For example, after the port has issued its first command, when CCS=00 and P#CI is cleared to 3h, the next command issued is from command slot 1. This field is valid only when P#CMD.ST is set to 1. | |
| 07 :05 | 000b | RO | | Reserved. | |
| 04 | Ob | RW | FRE | FIS Receive Enable When set to 1, the port may post received FISes into the FIS receive area pointed to by P#FB. When cleared, received FISes are not accepted by the port, except for the first D2H register FIS after the initialization sequence, and no FISes are posted to the FIS receive area. The software must not set this bit until P#FB has been programmed with a valid pointer to the FIS receive area. When the software wishes to move the base, this bit must first be | |
| 03 | Ob | wo | CLO | cleared, and the software must wait for the P#CMD.FR bit to be cleared. Command List Override Setting this bit to 1 causes P#TFD.STS.BSY and P#TFD.STS.DRQ to be cleared to 0. This allows a software reset to be transmitted to the device regardless of whether the BSY and DRQ bits are still set in the P#TFD.STS register. This bit is cleared to 0, when P#TFD.STS.BSY and P#TFD.STS.DRQ have been cleared to 0. A write to this register with a value of '0' has no effect. This bit should only be set to 1 immediately prior to setting P#CMD.ST bit to 1 from a previous value of 0. Setting this bit to 1 at any other time is not supported and results in indeterminate behavior. | |
| 02 | 0b | RO | POD | Power On Device This field is reserved. | |
| 01 | 0/1b | RW,RO | SUD | by the CAP.SSS=1. This bi supported and CAP.SSS=0 a COMRESET initialization causes no action on the in | ad-only 0 on power-up until, CAP.SSS bit is |

July 2012 Intel® Platform Controller Hub EG20T Datasheet Order Number: 324211-009US 181



Table 165. 118h: Port# Command Register (P#CMD) (Sheet 4 of 4)

| Size: 32-b | Size: 32-bit | | Default: See below | | Power Well: Core |
|-------------------|--------------|-------------------|--------------------|---|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 118h/198h Offset End: 11Bh/19Bh |
| Bit Range | Default | Access | Acronym | ym Description | |
| 00 | 0b | RW | ST | Start When set to 1, the port processes the command list. When cleared, the port does not process the command list. Whenever this bit is changed from a 0 to a 1, the port starts processing the command list at entry 0. Whenever this bit is changed from a 1 to a 0, the P#CI register is cleare by the port upon transition into an idle state. Refer to AHCI specification section 10.3.1, for important restrictions on when this bit can be set to Note: P#SERR register must be cleared prior to setting ST bit to 1. | |

7.3.3.28 Port# Task File Data Register (P#TFD)

This register contains Error and Status registers updated every time a new Register FIS, PIO Setup FIS or Set Device Bits FIS is received from the device. Reset on Global or Port reset (COMRESET).

Table 166. 120h: Port# Task File Data Register (P#TFD)

| Size: 32-bit | | Default: 0000007Fh | | Power Well: Core | |
|-------------------------|---------|--------------------|--------------------|---|--|
| Access PCI Configuratio | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 120h/1A0h Offset End: 123h/1A3h |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :16 | 0000h | RO | | Reserved. | |
| 15 :08 | 00h | RO | ERR | Error This field contains the latest copy of the task file error register. | |
| 07 :00 | 7Fh | RO | STS | Status This field contains the latest copy of the task file status register. The bits that affect SATA operation are: Bit [7] BSY - Indicates the interface is busy Bits [6:4] cs - Command specific Bit [3] DRQ - Indicates a data transfer is requested Bits [2:1] cs - Command specific Bit [0] ERR - Indicates an error during the transfer Note: The Port updates the entire 8-bit field, not just the bits noted above. | |

Intel® Platform Controller Hub EG20T Datasheet 182

Order Number: 324211-009US



7.3.3.29 Port# Signature Register (P#SIG)

Table 167. 124h: Port# Signature Register (P#SIG)

| Size: 32-b | Size: 32-bit | | Default: FFFFFFFh | | Power Well: Core |
|-------------------|---------------|-------------------|--------------------|--|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 124h/1A4h Offset End: 127h/1A7h |
| Bit Range | Default | Access | Acronym | | Description |
| 31:00 | FFFFFFF Fh | RO | SIG | Register FIS. The bit order Bits [31:24] - LBA Hig Bits [23:16] - LBA Mig Bits [15:8] - LBA Low Bits [7:0] - Sector Co | gh (Cylinder High) Register d (Cylinder Low) Register (Sector Number) Register |

7.3.3.30 Port# Serial ATA Status {SStatus} Register (P#SSTS)

This 32-bit register conveys the current state of the interface and host. The Port updates it continuously and asynchronously. When the Port transmits a COMRESET to the device, this register is updated to its reset values (i.e., Global reset, Port reset, or COMINIT from the device.

Table 168. 128h: Port# Serial ATA Status {SStatus} Register (P#SSTS) (Sheet 1 of 2)

| Size: 32-bit | | Default | : 00000000h | Power Well: Core | |
|--------------|---------|-------------------|-------------|--|--|
| Access | | PCI Configuration | B:D: | F D6:F0 | #: 0 / 1 Offset Start: 128h/1A8h Offset End: 12Bh/1ABh |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :12 | 00000h | RO | | Reserved. | |
| 11:08 | 0h | RO | IPM | Interface Power Management Indicates the current interface state. The options for this field are: Oh: Device not present or communication not established 1h: Interface in active state 2h: Interface in Partial power management state 6h: Interface in Slumber power management state All other values are reserved. | |
| 07 :04 | 0h | RO | SPD | Current Interface Speed Indicates the negotiated interface communication speed. The options for this field are: 0h: Device not present or communication not established 1h: Generation 1 communication rate negotiated 2h: Generation 2 communication rate negotiated All other values reserved. | |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US
Intel® Platform Controller Hub EG20T
Datasheet
183



Table 168. 128h: Port# Serial ATA Status {SStatus} Register (P#SSTS) (Sheet 2 of 2)

| Size: 32-b | Size: 32-bit | | Default: 00000000h | | Power Well: Core |
|-------------------|--------------|-------------------|---------------------------|---|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 128h/1A8h Offset End: 12Bh/1ABh |
| Bit Range | Default | Access | Acronym | | Description |
| 03:00 | 0h | RO | DET | The options for this field 0h: No device detected a 1h: Device presence dete (COMINIT is detected) 3h: Device presence dete Ready" is detected) | nd PHY communication not established ected but PHY communication not established ected and PHY communication established ("PHY as a result of the interface being disabled or ck mode. |

7.3.3.31 Port# Serial ATA Control {SControl} Register (P#SCTL)

This 32-bit read-write register is used by the software to control SATA interface capabilities. Writes to this register result in an action being taken by the Port PHY interface. Reads from the register return the last value written to it. Reset on Global reset.

These bits are static and should not be changed frequently due to the clock crossing between the Transport and Link Layers. The software must wait for at least seven periods of the slower clock (clk_asic# or CLKH) before changing this register.

Table 169. 12Ch: Port# Serial ATA Control {SControl} Register (P#SCTL) (Sheet 1 of 2)

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|--------------|-------------|---------------------------|---------|--|--|
| Access | | PCI Configuration | B:D: | F D6:F0 | #: 0 / 1 Offset Start: 12Ch/1ACh Offset End: 12Fh/1AFh |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :12 | 000000 h | RW | | Reserved. | |
| 11:08 | Oh | RW | IPM | Interface Power Management Transitions Allowed This field indicates the power states that the Port PHY interface is allowed to transition to. When an interface power management state is disabled, the port does not initiate that state and any request from the device to enter that state is rejected via PMNAKp. The options for this field are: Oh: No interface power management state restrictions 1h: Transitions to the Partial state disabled 2h: Transitions to the Slumber state disabled 3h: Transitions to both Partial and Slumber states disabled All other values reserved and should not be used. | |



Table 169. 12Ch: Port# Serial ATA Control {SControl} Register (P#SCTL) (Sheet 2 of 2)

| Size: 32-b | Size: 32-bit | | Default | :: 00000000h | Power Well: Core |
|-------------------|--------------|-------------------|--------------------|---|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 12Ch/1ACh Offset End: 12Fh/1AFh |
| Bit Range | Default | Access | Acronym | | Description |
| 07 :04 | Oh | RW | SPD | Speed Allowed This field indicates the highest allowable speed of the Port PHY interface The options for this field are: 0h: No speed negotiation restrictions 1h: Limit speed negotiation to Generation 1 communication rate 2h: Limit speed negotiation to a rate not greater than Generation 2 communication rate All other values reserved and should not be used. Note: When the host software must change this field value, the host must also reset the port (P#SCTL.DET = 1h) at the same time the ensure proper speed negotiation. | |
| 03:00 | Oh | RW | DET | ensure proper speed negotiation. Device Detection Initialization Controls the device detection and interface initialization of the port. The options for this field are: 0h: No device detection or initialization action requested 1h: Perform interface initialization sequence to establish communication. This results in the interface being reset and communication re-initialized. 4h: Disable the Serial ATA interface and put the Port PHY in offline mode. All other values reserved. Notes: 1. This field may only be modified when P#CMD.ST is 0. 2. Changing the field while the P#CMD.ST=1 results in undefined behavior. When P#CMD.ST is set to 1, this field should have a value of 0h. | |

7.3.3.32 Port# Serial ATA Error {SError} Register (P#SERR)

This 32-bit register represents all the detected interface errors accumulated since the last time it was cleared.

The set bits in the SError register indicate that the corresponding error condition became true one or more times since the last time the bit was cleared. The set bits in this register are explicitly cleared by a write operation to the register, Global reset, or Port reset (COMRESET). The value written to clear the set error bits should have ones encoded in the bit positions corresponding to the bits that are to be cleared. All bits in the following table have a reset value of 0.

Table 170. 130h: Port# Serial ATA Error {SError} Register (P#SERR) (Sheet 1 of 3)

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|------------------|---------|---------------------------|--------------------|--|--|
| Access PC | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 130h/1B0h Offset End: 133h/1B3h |
| Bit Range | Default | Access | Acronym | Description | |
| 31 :27 | 00000b | RO | | Reserved. | |
| 26 | 0b | RWC | DIAG_X | Exchanged This bit is set to 1 when PHY COMINIT signal is detected. This bit is reflected in the P#IS.PCS bit. | |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US
Intel® Platform Controller Hub EG20T
Datasheet
185



Table 170. 130h: Port# Serial ATA Error {SError} Register (P#SERR) (Sheet 2 of 3)

| Size: 32-bit | | Default | :: 00000000h | Power Well: Core | |
|--------------|---------|-------------------|--------------|---|--|
| Acce | ess | PCI Configuration | B:D: | F D6:F0 | #: 0 / 1 Offset Start: 130h/1B0h Offset End: 133h/1B3h |
| Bit Range | Default | Access | Acronym | | Description |
| 25 | 0b | RWC | DIAG_F | layer with good CRC, but hand the length was less th | |
| | | | | | In FIS length exceeds 64 bytes, the DIAG_F bit DIAG_T bit is set instead. |
| 24 | 0b | RWC | DIAG_T | Transport State Transit This bit indicates that a Transince the last time this bit | ansport Layer protocol violation was detected |
| 23 | 0b | RWC | DIAG_S | | or more Link state machine error conditions the conditions that caused this bit to be set is during FIS transmission. |
| 22 | 0b | RWC | DIAG_H | frame transmission. Such detected by the device, a | or more R_ERRp was received in response to errors may be the result of a CRC error disparity or 8b/10b decoding error, or other a negative handshake on a transmitted frame. |
| 21 | 0b | RWC | DIAG_C | CRC Error This bit indicates that one layer during FIS reception | or more CRC errors were detected by the Link |
| 20 | 0b | RO | DIAG_D | Disparity Error This bit is always cleared t specification. | to 0 since it is not used by the AHCI |
| | | | | 10B to 8B Decode Error This bit indicates errors we | ere detected by 10b8b decoder. |
| 19 | 0b | RWC | DIAG_B | data dword. This | when an error is detected on the received FIS bit is not set when an error is detected on the ess whether it is inside or outside the FIS. |
| 18 | 0b | RWC | DIAG_W | Comm Wake This bit is set when PHY Co | OMWAKE signal is detected. |
| 17 | 0b | RWC | DIAG_I | the assertion of the p#_ph Note: The setting of this | s bit is controlled by the BISTCR.ERREN bit: |
| | | | | received FIS caus | (default), only errors occurring inside the e DIAG_I bit to be set; when ERREN==1, any tside the FIS causes the DIAG_I bit to be set. |
| 16 | 0b | RWC | DIAG_N | PHY Ready Change This bit indicates that the reflected in the P#IS.PRCS | PHY Ready signal changed state. This bit is 5 bit. |
| 15 :12 | 0h | RO | | Reserved. | |
| 11 | 0b | RWC | ERR_E | Internal Error This bit is set to 1 when or on the master or the slave | ne or more BUS ERROR responses are detected interfaces. |
| 10 | 0b | RWC | ERR_P | on the master or the slave interfaces. Protocol Error This bit is set to 1 when any of the following conditions are detected. • Transport state transition error (DIAG_T) • Link sequence error (DIAG_S) • RxFIFO overflow • Link bad end error (WTRM instead of EOF is received). | |



Table 170. 130h: Port# Serial ATA Error {SError} Register (P#SERR) (Sheet 3 of 3)

| Size: 32-b | Size: 32-bit | | Default | : 00000000h | Power Well: Core |
|-------------------|--------------|-------------------|--------------------|---|--|
| Acce | ess | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 130h/1B0h Offset End: 133h/1B3h |
| Bit Range | Default | Access | Acronym | | Description |
| 09 | 0b | RWC | ERR_C | Non-Recovered Persistent Communication Error This bit is set to 1 when PHY Ready signal is de-asserted due to the I of communication with the device or problems with interface, but not after transition from Active to Partial or Slumber power management state. | |
| 08 | 0b | RWC | ERR_T | Non-Recovered Transient Data Integrity Error This bit is set when any of the following P#SERR register bits is set during Data FIS transfer: • ERR_P (Protocol) • DIAG_C (CRC) • DIAG_H (Handshake) • ERR_C ("PHY Ready" negation) | |
| 07 :02 | 000000 b | RO | | Reserved. | |
| 01 | 0b | RWC | ERR_M | Recovered Communication Error This bit is set to 1 when PHY Ready condition is detected after interface initialization, but not after transition from Partial or Slumber power management state to active state. | |
| 00 | Ob | RWC | ERR_I | Recovered Data Integrity This bit is set when any of the following P#SERR register bits is set during non-Data FIS transfer: • ERR_P (Protocol) • DIAG_C (CRC) • DIAG_H (Handshake) • ERR_C ("PHY Ready" negation) | |

July 2012
Order Number: 324211-009US

Intel® Platform Controller Hub EG20T
Datasheet
187



7.3.3.33 Port# Serial ATA Active {SActive} Register (P#SACT)

Table 171. 134h: Port# Serial ATA Active {SActive} Register (P#SACT)

| Size: 32-bit | | Default | :: 00000000h | Power Well: Core | |
|--------------|---------------|-------------------|--------------------|--|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 134h/1B4h Offset End: 137h/1B7h |
| Bit Range | Default | Access | Acronym | | Description |
| 31:00 | 000000 00h | RWS | DS | slot of a native queued co command slot 0. Software sets this field pri particular command slot. I sets DS[TAG] to 1 to indic outstanding. This field is cleared to 0 w The software writes P The device sends a Se bits in this field that a FIS. The port clears o commands that have This field is not cleared by Port reset (COMRESET) | #CMD.ST from a 1 to a 0. et Device Bits FIS to the Port. The port clears re set in the SActive field of the Set Device Bits nly bits that correspond to native queued completed successfully. the following: |

7.3.3.34 Port# Command Issue Register (P#CI)

Table 172. 138h: Port# Command Issue Register(P#CI)

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core | |
|--------------|---------------|-------------------|---------------------------|---|---|--|
| Access | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 138h/1B8h Offset End: 13Bh/1BBh | |
| Bit Range | Default | Access | Acronym | | Description | |
| 31 :00 | 000000 00h | RWS | CI | software to indicate to the memory for a command s When the Port receives a f the command, it clears the command slot. Bits in this P#CMD.ST is set to 1. | Each bit corresponds to a command slot, o command slot 0. This field is set by the port that a command has been built in system lot and may be sent to the device. FIS which clears the BSY, DRQ, and ERR bits for e corresponding bit in this register for that field can only be set to 1 by the software when the command of | |

7.3.3.35 Port# Serial ATA Notification Register (P#SNTF)

This register is used to determine when asynchronous notification events have occurred for directly connected devices and devices connected to a Port Multiplier.



Table 173. 13Ch: Port# Serial ATA Notification Register (P#SNTF)

| Size: 32-bit | | Default: 00000044h | | Power Well: Core | |
|--------------|---------|---------------------------|-----------|---|--|
| Access | | PCI Configuration | B:D:I | D6:F0 | #: 0 / 1 Offset Start: 13Ch/13Fh Offset End: 1BCh/1BFh |
| Bit Range | Default | Access | Acronym | | Description |
| 31: 16 | 0000h | RO | Reserved. | | |
| 15:00 | 0000h | RWC | PMN | Port number has issued a Notification bit set: PM Port 0h sets bit 0, PM Port 1h sets bit 1, PM Port Fh sets bit 15 Individual bits are cleared corresponding bit position | by the software writing 1s to the s. al reset, but it is not reset by Port reset |

7.3.3.36 Port# DMA Control Register (P#DMACR)

This register contains bits for controlling the Port DMA engine. The software can change the fields of this register only when P#CMD.ST=0. Power-up (system reset), Global reset or Port reset (COMRESET) reset this register to the default value.

Table 174. 170h: Port# DMA Control Register (P#DMACR) (Sheet 1 of 2)

| Size: 32-bit | | Default: 00000046h | | Power Well: Core | |
|--------------------------|---------|---------------------------|--------------------|--|---|
| Access PCI Configuration | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 170h/1F0h Offset End: 173h/1F3h |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :16 | 0000h | RO | | Reserved. | |
| 15 :12 | Oh | RW,RO | RXABL | The options for this field a Oh, 9h - Fh: Limit BUS 1h: Limit BUS burst s 2h: Limit BUS burst s 3h: Limit BUS burst s 4h: Limit BUS burst s 5h: Limit BUS burst s 6h: Limit BUS burst s 7h: Limit BUS burst s 8h: Limit BUS burst s Notes: SATA Controller B boundary regardle | are to limit the BUS master write burst size. The street of the street |

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US
Intel® Platform Controller Hub EG20T
Datasheet
189



Table 174. 170h: Port# DMA Control Register (P#DMACR) (Sheet 2 of 2)

| Size: 32-b | it | | Default | :: 00000046h | Power Well: Core |
|-----------------|---------|-------------------|---|---|--|
| Access P | | PCI Configuration | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 170h/1F0h Offset End: 173h/1F3h |
| Bit Range | Default | Access | Acronym | | Description |
| 11:08 | Oh | RW,RO | TXABL | The options for this field a Oh, 9h - Fh: Limit BUS 1h: Limit BUS burst si 2h: Limit BUS burst si 3h: Limit BUS burst si 4h: Limit BUS burst si 5h: Limit BUS burst si 6h: Limit BUS burst si 7h: Limit BUS burst si 8h: Limit BUS burst si 8h: Limit BUS burst si Notes: SATA controller BI boundary regardle | are to limit the BUS master read burst size. re: 5 burst size to 256 DWORDs ize to 1 DWORD ize to 2 DWORDs ize to 4 DWORDs ize to 8 DWORDs ize to 16 DWORDs ize to 32 DWORDs ize to 32 DWORDs ize to 64 DWORDs |
| 07 :04 | 4h | RW,RO | RXTS | Receive Transaction Size This field defines the Port DMA transaction size in DWORDs for receive (system bus write, device read) operation. The options for this field are: • 0h: 1 DWORD • 1h: 2 DWORDs • 2h: 4 DWORDs • 3h: 8 DWORDs • 3h: 8 DWORDs • 4h: 16 DWORDs • 5h: 32 DWORDs • 6h: 64 DWORDs (maximum value) All other values are reserved and should not be used. This field is read-write when P#CMD.ST=0 and read-only when P#CMD.ST=1. The maximum value of this field is determined by the RxFIFO depth set by the P#_RXFIFO_DEPTH parameter. When the software attempts to write a value exceeding this value, the maximum value would be set instead. | |
| 03:00 | 6h | RW,RO | Transmit Transaction Size This field defines the DMA transaction size in DWORDs for transmit (system bus read, device write) operation. The options for this field are: • 0h: 1 DWORD • 1h: 2 DWORDS • 2h: 4 DWORDS • 3h: 8 DWORDS • 3h: 8 DWORDS • 4h: 16 DWORDS • 5h: 32 DWORDS • 6h: 64 DWORDs (maximum value) All other values are reserved and should not be used. This field is read-write when P#CMD.ST=0 and read-only when P#CMD.ST=1. The maximum value of this field is determined by the TxFIFO depth se by the P#_TXFIFO_DEPTH parameter. When the software attempts to write a value exceeding this value, the maximum value would be set instead. | | |



7.3.3.37 Port# PHY Control Register (P#PHYCR)

This register is used for Port PHY control.

Table 175. 178h: Port# PHY Control Register (P#PHYCR)

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|--------------------------|---------------|--------------------|---------------------------|--|------------------|
| Access PCI Configuration | | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 178h/1F8h Offset End: 17Bh/1FBh | |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :00 | 000000 00h | RO | PPC | Port PHY Control This location is reserved. | |

7.3.3.38 Port# PHY Status Register (P#PHYSR)

This register is used to monitor PHY status.

Table 176. 17Ch: Port# PHY Status Register (P#PHYSR)

| Size: 32-bit | | | Default: 00000000h | | Power Well: Core |
|--------------------------|---------------|--------------------|---------------------------|--|------------------|
| Access PCI Configuration | | B:D:F D6:F0 | | #: 0 / 1 Offset Start: 17Ch/1FCh Offset End: 17Fh/1FFh | |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :00 | 000000 00h | RO | PPS | Port PHY Status. This location is reserved. | |

7.3.3.39 Test Register 2 (TESTR2)

This register is used only for Port Test. Writing to this register during normal operation is prohibited.

Table 177. 3F8h: TEST Register 2

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|--------------|--------------------------|---------------------------|---|--|--|
| Acce | Access PCI Configuration | | B:D:F | D6:F0 | Offset Start: 3F8h Offset End: 3FBh |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :03 | 000000 00h | RO | Reserved | | |
| 02 | 0b | RW | Force PHY ready for Port This bit enables only at bit(0 = Normal 1 = Force to PHY ready sta | | 0=1 |
| 01 | 0b | RW | | Force PHY speed for Po This bit enables only at bit $0 = Gen1 \text{ only}$ $1 = Gen1 \text{ and } Gen2$ | - |

July 2012 Intel[®] Platform Controller Hub EG20T Datasheet
Order Number: 324211-009US 191



Table 177. 3F8h: TEST Register 2

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|--------------------------|---------|---------------------------|---------|---|--|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: 3F8h Offset End: 3FBh | |
| Bit Range | Default | Access | Acronym | | Description |
| 00 | 0b | RW | PSRST0 | Test mode enable: Allows writing to this regis $0 = \text{Disable}$ $1 = \text{Enable}$ | ster only at test (e.g., compliance test). |

7.3.3.40 PHY SOFT RESET Register (PSRST)

Table 178. 3FCh: PHY SOFT PHY RESET Register

| Size: 32-bit | | Default: 00000000h | | Power Well: Core | |
|--------------------------|---------------|---------------------------|----------|---|-------------|
| Access PCI Configuration | | B:D:F D6:F0 | | Offset Start: 3FCh Offset End: 3FFh | |
| Bit Range | Default | Access | Acronym | | Description |
| 31 :02 | 000000 00h | RO | Reserved | | |
| 01 | 0b | RW | PSRST1 | PHY Reset 1: This register controls the reset signal of SATA PHY#1. When the register is set to "1", SATA PHY#1 is reset (ON). When the register is set to "0", the reset state of the SATA PHY#1 is released (OFF). Only the hardware resignal clears this register. This register does not clear itself. O = Reset de-assert 1 = Reset assert | |
| 00 | Ob | RW | PSRST0 | PHY Reset 0: This register controls the reset signal of SATA PHY#0. When the registic is set to "1", SATA PHY#is reset (ON). When the register is set to "0", the reset state of the SATA PHY#is released (OFF). Only the hardware resesting all clears this register. This register does not clear itself. 0 = Reset de-assert 1 = Reset assert | |

7.4 Functional Description

7.4.1 Operation Details

7.4.1.1 Data Transfer

Each SATA Controller Port has its own DMA engine implemented in the Polarization division multiple access (PDMA) module. Its operation is based on the AHCI specification Port State Machine. The following sections outline examples of the ATA DMA read and write transfers.

7.4.1.1.1 ATA DMA Read

Following is the DMA read sequence:



- 1. Software finds a free command slot by reading the P#CI register, then builds a DMA read command in the Command List for the port to execute, and sets the bit corresponding to this command slot in the P#CI register.
- 2. The PDMA fetches the Command Header from system memory.
- 3. The PDMA fetches the Command Register FIS from system memory and transfers it to the device.
- 4. Since this was a DMA read command, the device responds with a number of Data FISes. When they arrive, PDMA performs the following operations:
 - a. Fetches the first PRD from system memory.
 - b. Transfers data from the RxFIFO to system memory until the byte count for this PRD is satisfied.
 - Continues to fetch PRDs and transfer data until the byte count for the command is satisfied.
- 5. Device sends D2H Register FIS with the command ending status and when the I-bit is set, interrupt is generated. D2H Register FIS is posted to the Received FIS memory structure.
- 6. When this is the last command and the SATA Controller is enabled for aggressive power management, the PDMA requests the Link Layer to enter either Partial or Slumber state.

7.4.1.1.2 ATA DMA Write

The DMA write sequence is as follows:

- 1. Software finds a free command slot by reading the P#CI register, then builds a DMA write command in the Command List for the port to execute and sets the bit corresponding to this command slot in the P#CI register.
- 2. The PDMA fetches the Command Header from system memory.
- 3. The PDMA fetches the command Register FIS from system memory and transfers it to the device.
- 4. Device responds with DMA Activate FIS. When it arrives, PDMA performs the following operations:
 - a. Fetches the first PRD from system memory;
 - b. Transfers data from system memory to TxFIFO until the PRD byte count is satisfied or 8-KB FIS boundary is reached. The Link layer sends Data FIS to the device. If more than one FIS is needed, device sends DMA Activate FIS for each Data FIS:
 - c. Continues to fetch PRDs and transfer data until the byte count for the command is satisfied.
- 5. Device sends D2H Register FIS with the command ending status and when the I-bit is set, interrupt is generated. D2H Register FIS is posted to the Received FIS memory structure.
- 6. When this is the last command and the SATA Controller is enabled for aggressive power management, the PDMA requests the Link Layer to enter either Partial or Slumber state.

7.4.1.1.3 Native Queued Command (NCQ) Transfers

The SATA Controller supports N CQ feature (READ/WRITE FPDMA QUEUED commands). Data transfers are activated via the DMA Setup FIS, and command completion is performed via the Set Device Bits FIS.

July 2012 Intel[®] Platform Controller Hub EG20T
Order Number: 324211-009US

Intel[®] Platform Controller Hub EG20T
Datasheet
193



Note:

Device must also support NCQ; otherwise it aborts READ/WRITE FPDMA QUEUED commands. The non-zero buffer offset feature should be disabled in the device.

7.4.1.1.4 PIO Transfer

The SATA Controller supports multiple DRQ block PIO operation (CAP.PMD=1). From the SATA Controller point of view, PIO transfer looks like a DMA transfer: a command table is set up and the PDMA module transfers the data from or to system memory.

7.4.1.1.5 Transfer Size

Normally, all SATA Controller BUS master transfers are done with 32-bit transfer size and 32-bit-aligned addresses. When the transfer count for a command has odd number of 16-bit words (e.g., 257 words, or 514 bytes), then on device reads the device pad bits [31:16] of the last Data FIS DWORD with zeroes, and on device writes, SATA Controller would clear bits [31:16] of the last Data FIS DWORD sent to the device.

Odd-word transfer count implies creating a PRD with odd-word byte count and possibly 16-bit-aligned data address.

Setting PRD Data Base Address (DBA) or Byte Count (DBC) to a 16-bit-aligned value (e.g., 2, 6, 10, etc.) results in 16-bit single transfers on BUS master interface regardless of the P#DMACR.RXTS/TXTS values. This is due to the fact that SATA Controller operation is optimized for 32-bit operation when both DBA and DBC are 32-bit-aligned (for example, 4, 8, and so forth).

Note:

To achieve maximum performance with odd-word transfer, it is recommended that the PRD with the odd-word byte count is the last and the smallest PRD of all the PRDs for the command and the rest of the PRDs are all 32-bit-aligned. This assumes that the starting address of the data is 32-bit-aligned

7.4.1.2 Power Management

The software, the port itself or the device can initiate the SATA Controller Port power management states (PARTIAL or SLUMBER). The power state machine is implemented in the Link Layer power management module. It asserts corresponding signal to the PHY to enter the power management state.

Software requests transition to either PARTIAL or SLUMBER state using the P#CMD.ICC field, however, the port acts on it when the Link Layer is currently in the L_IDLE state, otherwise this request is ignored.

The device requests power management state by transmitting PMREQ_Pp or PMREQ_Sp primitives to the Port. Software can disable transition to power management states using the P#SCTL.IPM field.

The SATA Controller supports aggressive power management states that allow the port to initiate an interface power management state as soon as there are no commands outstanding to the device. The P#CMD.ALPE bit defines whether the feature is enabled and the P#CMD.ASP field controls whether PARTIAL or SLUMBER power

The Port when enabled, initiates the SLUMBER state. When P#CMD.ALPE='1' and the port recognizes that there are no commands to process, the port transitions to PARTIAL or SLUMBER state based upon the P#CMD.ASP setting. The port recognizes no commands to transmit as either:

- P#SACT is cleared to 0h and the P#CI is updated from a non-zero value to 0h.
- P#CI is cleared to 0h and a Set Device Bits FIS is received, which updates P#SACT from a non-zero value to 0h.

Intel[®] Platform Controller Hub EG20T Datasheet 194



SATA Controller supports automatic PARTIAL to SLUMBER power state transition feature. When the software sets the bit P#CMD.APSTE, this is enabled. When P#CMD.APSTE=1 and the SATA Controller Link is in PARTIAL state, the core automatically transitions to SLUMBER state regardless of whether it was host software-initiated, Port (aggressive)- initiated, or device-initiated.

The power management state is terminated when either one of the following conditions becomes true:

- Software requests transition to active state by writing P#CMD.ICC=1h
- Device requests interface Wake-up by transmitting COMWAKE OOB sequence

The state of the interface (active, PARTIAL, or SLUMBER power management) is reflected in the P#SSTS.IPM field.

7.4.1.3 Port Multiplier Support

The SATA Controller supports Port Multiplier functionality with command-based switching. When a port is connected to a Port Multiplier, software must first enumerate it by issuing software reset to Port 0Fh (control Port) on the Port Multiplier. When the signature returned corresponds to a Port Multiplier, a Port Multiplier is attached. When the signature returned corresponds to another device type, a Port Multiplier is not attached.

The SATA Controller provides command list override feature (as indicated by the CAP.SCLO=1) via P#CMD.CLO to help software reliably enumerate the Port Multiplier:

- Software ensures that P#CMD.ST bit is '0';
- Software constructs the two Register FISes required for a software reset in the command list, where the PM Port field value in the Register FIS is cleared to 0Fh;
- Software sets P#CMD.CLO to '1' to force the BSY and DRQ bits in the P#TFD register to be cleared;
- Software sets P#CMD.ST bit to '1' and set appropriate P#CI bits in order to begin execution of the software reset command.


7.4.1.4 Interrupts

The SATA Controller uses a two-tiered interrupt structure defined in the AHCI specification. The following figure shows the SATA Controller Interrupt Tiers.

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US 195



Figure 19. SATA Controller Interrupt Tiers



7.4.1.4.1 First Tier (IS Register)

The IS and GHC registers identify the first tier. GHC.IE bit enables interrupts for the entire

SATA Controller: When it is cleared, intrq output is not asserted regardless of any bits set in the IS register. GHC.IE bit acts as a mask and does not affect the setting of any interrupt status bits.

The 32-bit IS register reports whether a port has an interrupt pending. This is a bit-mapped register indicating a bit for each of the implemented ports in the SATA Controller. When a port has one or more interrupt status bits set and the enables for those bits are also set, then the IS bit corresponding to this port is set.

7.4.1.4.2 Second Tier (P#IS Registers)

The second tier is identified in each port through the P#IS (status) and P#IE (interrupt enable) register. The P#IS register has various interrupt bits that can be individually enabled or disabled by setting the corresponding bit in the P#IE. The status bit in the P#IS is always set regardless of the setting of the corresponding P#IE bit.

7.4.1.5 PHY and Link Control

The BISTCR.LLC field (BISTCR is located in the GCSR module) controls the Port Link Layer features (scrambler, descrambler, and repeat drop) and can be disabled in normal operation, such as for testing purposes, by clearing the corresponding bits. The required port is selected using TESTR.PSEL register.

BISTCR.LLC bits are set on power up enabling scrambler, descrambler, RPD functions by default. To disable these functions, software must perform the following steps:

- 1. Set P#SCTL.DET to 1h.
- 2. Clear the required BISTCR.LLC bits.



3. Clear P#SCTL.DET to 0.

7.4.1.6 Reset Conditions

7.4.1.6.1 System Reset

System bus resets SATA Controller by asserting asynchronous bus reset. It is usually initiated on power-up or during system bus failure. All components of the SATA Controller are initialized, including ports, generic registers, and BIU.

7.4.1.6.2 Global Reset

Software may globally reset SATA Controller by setting GH C.H R to `1'. When software sets the GHCHR bit to `1', the SATA Controller performs an internal reset action; then clears this bit to `0' when the reset is complete. A software write of `0' to GH C.H R has no effect.

Note: This reset clears the field P#SCTL.SPD. All port communication is restarted with the maximum allowable speed.

To perform the global reset, software sets GH C.H R to '1' and may poll until this bit is read to be '0', indicating the reset completion. The steps for initializing the SATA Controller are as follows:

- 1. GHC.AE, GHC.IE, the IS register and all port register fields (except P#FB/P#FBU/P#CLB/P#CLBU) that are not H wInit in the register memory space are reset
- 2. All other global registers/bits and any HwInit bits in the port-specific registers are not affected by setting GH C.H R to '1'
- The port-specific registers P#FB, P#FBU, P#CLB, P#CLBU are not affected by setting GH C.H R to '1'
- 4. P#CMD.SUD bit is reset to '0'; software is responsible for setting the P#CMD.SUD and P#SCTL.DET fields appropriately such that communication can be established on the SATA link.

7.4.1.6.3 Port Reset (COMRESET)

Software causes a Port reset by writing 1h to the P#SCTL.DET field to invoke COMRESET on the interface and start a re-establishment of the PHY Layer communication. Software should wait at least 1ms before clearing P#SCTL.DET to 0h; this ensures that at least one COMRESET signal is sent over the interface. After clearing P#SCTL.DET to 0h, software should wait for communication to be re-established as indicated by bit 0 of P#SSTS.DET being set to '1'. Then software should write all ones to the P#SERR register to clear any bits that were set as part of the Port reset.

7.4.1.6.4 Software Reset

Software builds two H 2D Register FISes in the command list. The first Register FIS has the SRST bit set to '1' in the Control field of the Register FIS. The 'C' bit is cleared to '0' in the Register FIS, and the command table has the CH [R] (reset) and CH [C] (clear BSY on R_OK) bits set to '1'. The CH [R] (reset) bit causes the port to perform a SYN C escape when necessary to put the device into an idle condition before sending the software reset. The CH[C] (clear BSY on R_OK) bit needs to be set for the first Register FIS to clear the BSY bit and proceed to issue the next Register FIS since the device does not send a response to the first Register FIS in a software reset sequence. The second Register FIS has SRST='0' in the Control field of the Register FIS, the 'C' bit is cleared to '0' in the Register FIS, and the command table has the CH [R] (reset) and CH [C] (clear BSY on R_OK) bits cleared to '0'. When issuing a software reset sequence, there should not be other commands in the command list. Before issuing the software reset, software must clear P#CMD.ST, wait for the port to be idle (P#CMD.CR='0'), and

July 2012 Intel[®] Platform Controller Hub EG20T
Order Number: 324211-009US

Intel[®] Platform Controller Hub EG20T
Datasheet
197



then re-set P#CMD.ST. P#TFD.STS.BSY and P#TFD.STS.DRQ must be cleared prior to issuing the reset. When P#TFD.STS.BSY or P#TFD.STS.DRQ is still set based on the failed command, then a Port reset should be attempted or command list override (P#CMD.CLO) should be used.

Note:

A Port reset (COMRESET) is the preferred mechanism for error recovery and should be used in place of software reset.

7.4.1.7 Interface Speed Support

The SATA Controller supports both 1.5-Gbps (Gen1) and 3-Gbps (Gen2) interface speeds as indicated by the CAP.ISS=2h.

Software can limit a port's speed to 1.5 Gbps by setting P#SCTL.SPD field to 1h.

7.4.1.8 Staggered Spin-up

The SATA Controller supports staggered spin-up operation when CAP.SSS='1'. This feature is used to individually spin-up attached devices, thus reducing power supply requirements for multiple devices power-up.

Note:

In order for a system to support staggered spin-up, the devices and BIOS/driver software must also support.

The P#CMD.SUD bit is used to manipulate the PHY behavior. P#SCTL.DET and P#CMD.SUD must be set correctly in order to avoid illegal combinations of the two values.

The following table describes interaction between the P#CMD.SUD and P#SCTL.DET bits.

Table 179. Interaction Between P#CMD.SUD and P#SCTL.DET Bits

| P#SCTL.DET | P#CMD.SUD | Mode | Behavior |
|------------|-----------|------------|--|
| Oh | 0 | Listen | Interface is in a reduced power state. When COMINIT is received then P#SERR.DIAG_X is set and no response (OOB signal) is sent to the device. COMWAKE is ignored. The application must place the port into this state only when no device is detected as connected to this port. In this mode, the port forces the PHY into a low power state without requesting a SLUMBER transition on the link. |
| 0h | 0 -> 1 | Spin-Up | Port sends COMRESET, begins initialization sequence. |
| Oh | 1 | Normal | Normal operating state when the port is performing data transfers. |
| 1h | 0 | Illegal | This combination is prohibited in hardware, i.e. P#CMD.SUD can not be cleared when P#SCTL.DET=1h, and P#SCTL.DET can not be set to 1h when P#CMD.SUD=0. |
| 1h | 1 | Reset | Port continuously transmits COMRESET and does not listen for COMINIT. When COMINIT is received in this state, the P#SERR.DIAG_X bit is set. |
| 1h -> 0h | 1 | Initialize | Port stops sending COMRESET, begins initialization sequence. |
| 4h | NA | Off | Port PHY is off. |



Software must only clear P#CMD.SUD, when it believes that no device is attached. In Listen Mode (P#SCTL.DET=0h and P#CMD.SUD=0), the Port PHY enters a reduced power state, equivalent to the SLUMBER power management state. The Port PHY enters this state without negotiating a transition to SLUMBER on the link, as asking for a transition to SLUMBER when no device is attached fails, and therefore the PHY remains in a high power state. To avoid this, software should ensure that P#SSTS.DET=0h indicating that no device is present before clearing P#CMD.SUD.

7.4.1.9 Activity LED

The CAP.SAL=1 indicates that the activity LED feature is enabled to software. P#_act_led output is used to drive an external LED based upon the activity of the port:

- 1 LED On (Port active)
- 0 LED Off (Port inactive)

The port drives the LED active (p#_act_led=1) if:

- (P#CI != 0h or P#SACT != 0h) and P#CMD.ATAPI = 0;
- (P#CI != 0h or P#SACT != 0h) and P#CMD.ATAPI = 1 and P#CMD.DLAE = 1.

The port drives the LED off ($p\#_act_led='0'$) when P#CI and P#SACT are both cleared to 0h.

7.4.1.10 Asynchronous Notification

The SATA Controller supports asynchronous notification feature as indicated by the CAP.SSNT=1. This feature allows an ATAPI device to send a signal to the host when media is inserted or removed and avoids polling the device for media changes. The signal sent to the host is a Set Device Bits FIS with the 'I' (interrupt) and 'N' (notification) bits set to 1.

To use asynchronous notification, software should set the P#IS.SDBS bit to enable interrupt notification on a Set Device Bits FIS. When accesses to the ATAPI device are idle, software should place the device in a low power state. When the device has a media change, it signals this to the SATA Controller Port with a Set Device Bits FIS. In response to receiving a P#IS.SDBS interrupt on an idle port, the software should interrogate the device to determine the cause of the interrupt.

The first DWORD of any FIS received by the host contains a 4-bit Port Multiplier Port (PM Port) field. The second DWORD of the BIST Activate FIS least significant byte (bits [7:0]) is stored in the BISTAFR.N CP field. The PM Port field indicates which port/target behind the Port Multiplier issued the FIS to the SATA Controller Port. When a Set Device Bits FIS is received by the SATA Controller Port and the 'N' (notification) bit is set, the bit position in the P#SNTF register corresponding to the PM Port field is set. The SATA Controller Port sets the P#IS.SDBS to 1 when the 'I' (interrupt) bit is set in the Set Device Bits FIS. This causes an interrupt to be generated when that interrupt is enabled.

Note: When a Port Multiplier is not present, the PM Port field in the Set Device Bits FIS is 0h, causing bit 0 of the P#SNTF register to be set.

7.4.1.11 BIST Operation

Each SATA Controller Port can be put into one of the BIST loopback modes described in the following subsections

When the bits BISTCR.LLC SCRAM and DESCRAM prior to entering BIST mode, the Scrambler and Descrambler are bypassed (disabled) in the Port Link layer in all BIST modes, by default.

July 2012 Intel® Platform Controller Hub EG20T
Order Number: 324211-009US Intel® Platform Controller Hub EG20T
Datasheet
199

Note:



7.4.1.11.1 Loopback Responder

Software must ensure that the port is in idle state and there are no outstanding commands by checking whether the P#CI and P#SACT registers are both cleared, and the P#TFD.STS register BSY, DRO and ERR bits are all cleared.

The SATA controller supports the following loopback responder modes:

- · Far-end retimes
 - The port receives BIST Activate FIS with Pattern Definition field (bits [23:16] of the first DWORD) = 10h from the RxFIFO and stores it in the BISTAFR.PD field..
 - All the data received from the device in the form of a SATA-compliant pattern is retimed in the Link Layer and transmitted back to the device.
 - Alternately, this mode can be initiated with device disconnected from the Port PHY (Link is in N OCOMM state) when software writes BISTCR.FERLB=1. After the device is connected to the SATA Controller, the device must transmit the number of ALIGN's required for the PHY to sync.
- Far-end analog (Port PHY must support this mode)
 - The port receives BIST Activate FIS with Pattern Definition field (bits [23:16] of the first DWORD) = 08h from the RxFIFO and stores it in the BISTAFR.PD field
 - The port asserts p#_phy_farafelb signal to the PHY to put it to the Far-end analog loopback mode. The PHY receives and retransmits the raw data without retiming
- Far-end transmit only
 - The Port receives BIST Activate FIS with Pattern Definition field (bits [23:16] of the first DWORD) = 80h (scrambling is enabled) or A0h (scrambling is bypassed) from the RxFIFO. The port stores it in the BISTAFR.PD. The second DWORD of the BIST Activate FIS least significant byte (bits [7:0]) is stored in the BISTAFR.N CP field.
 - The port transmits a SATA non-compliant test pattern to the device based on the BISTAFR.N CP value:
 - F1h: Low Transition Density Pattern (LTDP)
 - B5h: High Transition Density Pattern (HTDP)
 - ABh: Low Frequency Spectral Component Pattern (LFSCP)
 - 7Fh: Simultaneous Switching Outputs Pattern (SSOP)
 - 8Bh: Lone Bit Pattern (LBP)
 - 78h: Mid Frequency Test Pattern (MFTP)
 - 4Ah: High Frequency Test Pattern (H FTP)
 - 7Eh: Low Frequency Test Pattern (LFTP)
 - Alternately, this mode can be initiated with device disconnected from the Port PHY (Link NOCOMM state), when software writes a one to the BISTCR.TXO bit. SATA Controller transmits non-compliant BIST pattern defined by the value in the BISTCR.PATTERN field.

Loopback responder BIST modes can be exited either when the device signals COMINIT OOB condition, or when the software initiates Port reset (COMRESET).

7.4.1.11.2 Loopback Initiator

The software first selects the port for BIST operation by writing the Port number to the TESTR.PSEL field, then the required pattern by writing to the BISTCR.PATTERN field.