

5+2 CH DC/DC Converters for DV

General Description

This is a 5+2 CH integrated PMIC for DV application. There are 5 DC/DC converters: one synchronous step-up, one selectable synchronous step-up/step-down, two synchronous step-downs, and one WLED driver in either asynchronous step-up or current source mode, selectable by VOUT6 initial voltage. In addition, there are 2 LDO regulators: one RTC LDO and one generic LDO. The generic LDO can choose internal feedback loop for fixed output 2.5V or external feedback loop for customized output voltage. Both low voltage synchronous step-up converters are with load disconnect function. All power MOSFETs and compensation networks are integrated. There is a power good indicator to monitor FB2, FB3, and FB4 voltage status. CH1 to CH5 enabling can be controlled flexibly: enabled independently or in preset sequences.

Ordering Information

RT9992□□

-Package Type

QW: WQFN-32L 4x4 (W-Type

-Lead Plating System


Z : ECO (Ecological Element with Halogen Free and Pb free)

Note:

Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Pin Configurations



Features

- All Power MOSFETs Integrated
- 5 Channels with Internal Compensation
- Flexible Enabling Control
 - Enabled Independently or in Preset Power On/ Off Sequences
- CH2 Synchronous Converter in Step-Up or Step-Down Mode Selectable by SEL Pin
- Synchronous Step-Down DC/DC Converter
 - ▶ Up to 95% Efficiency
 - ▶ 100% (max) Duty Cycle
- Synchronous Step-Up DC/DC Converter
 - ▶ Adjustable Output Voltage
 - ▶ Up to 95% Efficiency
- Asynchronous Step-Up Converter to Drive WLED,
 Selectable Between Step-Up or Current Source
 - ► LED Open Protection (OVP6) in Step-Up Mode ► PWM Dimming Control
- Load Disconnect Function for CH1 and CH2
 Synchronous Step-Up Converter
- Fixed 2MHz Switching Frequency for CH1, CH2, CH3, and CH4
- Fixed 1MHz Switching Frequency for CH6
- Generic LDO (CH5)
 - Output Voltage: Fixed 2.5V or Set by External Feedback Network, Determined by FB5 Initial Voltage
- RTC LDO: Fixed Output Voltage 3.1V
- Power Good Indicator to Monitor Output Voltage Status of CH2, CH3, and CH4
- 32-Lead Package
- RoHS Compliant and Halogen Free

Applications

- CMOS DV
- Gaming


Marking Information

ES YM DNN ES: Product Code YMDNN: Date Code



Typical Application Circuit

For 2AA:




For above circuit, the power sequence is CH1 \rightarrow CH3 \rightarrow CH4 \rightarrow CH2, while CH5 remains independent.

For other power sequence combinations, refer to the power on/off sequence section in application information.



For Li+:



For above circuit, all channels are independently enabled/disabled.

For other power sequence combinations, refer to the power on/off sequence section in application information.

Table 1. Recommended Components for the Typical Application Circuit

Channel		CH3						
Calculation		V _{OUT_CH3} = (1 + R5 / R6) x 0.8V						
V _{OUT} (V)	2.5	1.8	1.5	1.3	1.2	1		
L3 (μH)	2.2	2.2	2.2	2.2	2.2	2.2		
R5 (kΩ)	768	470	330	237	187	23.2		
R6 (kΩ)	360	374	374	374	374	93.1		
C9 (μF)	10	10	10	10	10	10		
C10 (pF)	22	33	47	68	82	47		

Channel	CH4					
Calculation			V _{OUT_CH4} = (1 +	R7 / R8) x 0.8V	117	
V _{OUT} (V)	2.5	1.8	1.5	1.3	1.2	1
L4 (μH)	2.2	2.2	2.2	2.2	2.2	2.2
R7 (kΩ)	768	470	330	237	187	23.2
R8 (kΩ)	360	374	374	374	374	93.1
C12 (μF)	10	10	10	10	10	10
C13 (pF)	22	33	47	68	82	47

Where C9, C12 are C_{OUT},

C10, C13 are feedforward cap between output and FB

R5, R7 are the feedback resistor between output and FB

R6, R8 are the feedback resistor between GND and FB

www.richtek.com DS9992-03 May 2011




Functional Pin Description

Pin No.	Pin Name	Pin Function
1	FB1	Feedback Input Pin of CH1. High impedance in shutdown.
2	PGOOD	Power Good Indicator Output Pin (Open Drain).
3	FB5	Feedback Input Pin of CH5. High Impedance in Shutdown.
4	VOUT5	Output Pin for CH5. High Impedance in Shutdown.
5	PVDD5	Power Input Pin of CH5.
6	EN5	Enable Pin of CH5.
7	SEQ	SEQ = H to use preset power on/off sequence. SEQ = L to independently enable CH1 to 5. Logic state can't be changed during operation.
8	LX2	Switch Node of CH2. High Impedance in Shutdown.
9	PVDD2	Power Input Pin of CH2 in Step-Down or Power Output Pin of CH2 in Step-Up.
10	VIN2	Power Input Node of CH2 in Step-Up.
11	EN2	Enable Pin of CH2 or Enable Pin of Preset On/Off Sequence.
12	FB2	Feedback Input Pin of CH2. High Impedance in Shutdown.
13	SEL	Select Pin to Define CH2 in Step-Down (SEL = H) or Step-Up (SEL = L) Mode. Logic state can't be changed during operation.
14	PVDD4	Power Input Pin of CH4.
15	LX4	Switch Node of CH4. High Impedance in Shutdown.
16	EN4	Enable Pin of CH4 or Select which Preset On/Off Sequence.
17	FB4	Feedback Input Pin of CH4. High Impedance in Shutdown.
18	FB3	Feedback Input Pin of CH3. High Impedance in Shutdown.
19	EN3	Enable Pin of CH3 or Select which Preset On/Off Sequence.
20	LX3	Switch Node of CH3. High Impedance in Shutdown.
21	PVDD3	Power Input Rin of CH3.
22	EN6	Enable Pin of CH6 and PWM Dimming Input Signal Pin.
23	LX6	Switch Node of CH6 in Step-Up Mode. High Impedance in Shutdown.
24	VOUT6	Sense Pin for CH6 Output Voltage in Step-Up Mode and CH6 Mode Selection Pin.
25	FB6	Feedback Input Pin of CH6 in Step-Up Mode or Current Sink Pin of CH6 in Current Source Mode.
26	VDDM	Internal Control Circuit Power Pin. That must connect to a bypass capacitor for better noise rejection.
27	PVDD6	Power Input Pin of CH6 N-MOSFET Driver.
28	RTCPWR	RTC Power Output Pin.
29	BAT	Battery Power Input Pin and CH1 Step-Up Power Input Node.
30	PVDD1	Power Output Pin of CH1.
31	LX1	Switch Node of CH1. High Impedance in Shutdown.
32	EN1	Enable Pin of CH1.
33	GND	Ground. The exposed pad must be soldered to a large PCB and connected to
(Exposed pad)	3.12	GND for maximum power dissipation.



Function Block Diagram





Absolute Maximum Ratings (Note 1)

3 ()	
Supply Input Voltage, VDDM	–0.3V to 7V
• LX1, LX2, LX3, LX4	–0.3V to 7V
< 20ns	–0.3V to 10V
• LX6, VOUT6	–0.3V to 21V
< 20ns	
• Other Pins	–0.3V to 7V
 Power Dissipation, P_D @ T_A = 25°C 	
WQFN-32L 4x4	3.59W
Package Thermal Resistance (Note 2)	
WQFN–32L 4x4, θ_{JA}	27.8°C/W
WQFN-32L 4x4, θ_{JC}	7°C/W
Junction Temperature	150°C
• Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	
• ESD Susceptibility (Note 3)	<i>X</i> // <i>y</i> ` ~
HBM (Human Body Mode)	2kV
MM (Machine Mode)	200V
	. ^ (^)
Recommended Operating Conditions	(Note 4)

Recommended Operating Conditions (Note 4

• Supply Input Voltage VDDM ------ 2.7V to 5.5V

Electrical Characteristics

 $(V_{DDM} = 3.3V, T_A = 25^{\circ}C, unless otherwise specified)$

Parameter	Symbol	Symbol Test Conditions		Тур	Max	Unit
Supply Voltage		K J				
VDDM Startup Voltage	VsT	For Bootstrap, First Rising	1.5			V
Supply Current	•					
Shutdown Supply Current into BAT (including RTC LDC quiescent current)	X/	▼ V _{BAT} = 4.2V, V _{PVDD6} = 3V		7	12	μА
Shutdown Supply Current into PVDD6		V _{BAT} = 4.2V, V _{PVDD6} < V _{BAT}			1	μА
Shutdown Supply Current into VDDM	l _{OFF}	$ENx = 0$, $V_{SEQ} = 0V$, $SEL = 0V$		1	10	μΑ
CH1 (Synchronous Step-Up) Supply Current into VDDM	I _{Q1}	Non Switching, $V_{EN1} = 3.3V$, $V_{FB1} = 0.9V$, $V_{SEQ} = 0V$			800	μА
CH2 (Synchronous Step-Up or Step-Down) Supply Current into VDDM	I _{Q2}	Non Switching, $V_{EN2} = 3.3V$, $V_{FB2} = 0.9V$, $V_{SEQ} = 0V$			800	μА
CH3 (Synchronous Step-Down) Supply Current into VDDM	I _{Q3}	Non Switching, $V_{EN3} = 3.3V$, $V_{FB3} = 0.9V$, $V_{SEQ} = 0V$			800	μА

To be continued



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
CH4 (Synchronous Step-Down) Supply Current into VDDM	I _{Q4}	Non Switching, $V_{EN4} = 3.3V$, $V_{FB4} = 0.9V$, $V_{SEQ} = 0V$			800	μА	
CH6 (WLED) in Current Source Mode Supply Current into VDDM	I _{Q6c}	V _{EN6} = 3.3V, V _{OUT6} = 0V			600	μΑ	
CH6 (WLED) in Asynchronous Step-Up Mode Supply Current into VDDM	I _{Q6b}	Non switching, $V_{EN6} = 3.3V$, $V_{FB6} = 0.35V$, $VOUT6 = 1V$			800	μА	
Oscillator							
CH1, 2, 3, 4 Operation Frequency	fosc		1800 ◀	2000	2200	kHz	
CH6 Operation Frequency	fosc6		900	1000	1100	kHz	
CH1 Maximum Duty Cycle (Step-Up)		V _{FB1} = 0.7V	180	83.5	87	%	
CH2 Maximum Duty Cycle (Step-Up)		V _{FB2} = 0.7V	80	83.5	87	%	
CH2 Maximum Duty Cycle (Step-Down)		V _{FB2} = 0.7V	ئباً		100	%	
CH3 Maximum Duty Cycle (Step-Down)		V _{FB3} = 0.7V	Y		100	%	
CH4 Maximum Duty Cycle (Step-Down)		V _{FB4} = 0.7V	(-)		100	%	
CH6 Maximum Duty Cycle (Step-Up)		$V_{FB6} = 0.15V, V_{OUT6} = 1V$	91	93	97	%	
Feedback and output Regulation Voltage							
Feedback Regulation Voltage @ FB1, FB2, FB3, and FB4		((()	0.788	0.8	0.812	V	
Sink Current into FB6 (CS mode)		VOUT6 = 0V, Current Source	28.5	30	31.5	mA	
Dropout Voltage @ FB6 (CS mode)		V _{OUT6} = 0V, V _{DDM} = 3.3V, Current Source			0.6	V	
Feedback Regulation Voltage @ FB6	V_{FB6}	V _{OUT6} = 1V. Step-Up	0.237	0.25	0.263	V	
Power Switch							
17.		P-MOSFET, V _{PVDD1} = 3.3V		200	300		
CH1 On Resistance of MOSFET	RDS(ON)	N-MOSFET, V _{PVDD1} = 3.3V		130	250	mΩ	
CH1 Current Limitation (Step-Up)	I _{LIM1}		2.2	3	4	Α	
	•	P-MOSFET, V _{PVDD2} = 3.3V		400	550		
CH2 On Resistance of MOSFET	R _{DS(ON)}	N-MOSFET, V _{PVDD2} = 3.3V		260	400	mΩ	
CH2 Current Limitation (Step-Down)	JLIM2_D		1	1.5	2	Α	
CH2 Current Limitation (Step-Up)	I _{LIM2_U}		1.5	2.1	3	Α	
CH3 On Resistance of MOSEET	R _{DS(ON)}	P-MOSFET, V _{PVDD3} = 3.3V		370	500	mΩ	
- >	20(311)	N-MOSFET, $V_{PVDD3} = 3.3V$		300	400		
CH3 Current Limitation (Step-Down)	I _{LIM3}		1	1.5	2	Α	
CH4 On Registered of MOSEET	D / - : :	P-MOSFET, V _{PVDD4} = 3.3V		240	400	m()	
CH4 On Resistance of MOSFET	R _{DS(ON)}	N-MOSFET, V _{PVDD4} = 3.3V		140	250	mΩ	
CH4 Current Limitation (Step-Down)	I _{LIM4}		1.5	2	2.4	Α	
CH6 On Resistance of MOSFET	R _{DS(ON)}	N-MOSFET		0.75	1.1	Ω	
CH6 Current Limitation	I _{LIM6}	N-MOSFET	0.6	0.8	1	Α	



Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
Protection		•		•			ı
Over Voltage Protection PVDD1,PVDD2 (CH2 in Step-Up)				5.9	6.15	6.4	V
Over Voltage Protect	tion @ VOUT6	V _{OVP6}	Step-Up	18	19.5	21	V
Under Voltage Prote FB2, FB3, FB4	ection @ FB1,	V _{UVP1234}			0.4		V
Under Voltage Prote	ection @ FB5	V _{UVP5}			0.3		٧
VDDM Over Voltage	Protection			5.9	6.15	6.4	V
\(\(\text{DDM}\)\(\(\text{DDM}\)\(\text{DDM}			VDDM Rising		2.4	2.7	.,
VDDM UVLO Thres	hold		VDDM Falling	1.7	2.1	2.4	V
DATING T			BAT Rising	1.3	1.4	1.5	.,
BAT UVLO Thresho	ıa		BAT Falling	1.2	1.3	1.4	V
Protection Fault Del	ay		Except OVP1/2	—	100		ms
Control		1		V	I	I	
EN1 to 6, SEL,SEQ	Logic-High	V _{IH}		1.3			V
Threshold Voltage	Logic-Low	V_{IL})	0.4	V
EN1 to 5, SEL, SEQ Sink Current				-	1	6	μΑ
EN6 Sink Current			V		4	20	μΑ
EN6 Low Time for Shutdown		t _{SHDN}			32.7		ms
EN6 High Time for CH6 Enable					1.2	5	μS
Thermal Protection	า		(V)	•			
Thermal Shutdown		T _{SD}		125	160		°C
Thermal Shutdown	Hysteresis	ΔT _{SD}			20		°C
CH5 LDO (C _{OUT} = '	1μF for Better St	ability)	-97	•			
Input Voltage Range	e (PVDD5)	V _{PVDD5}		2.7		5.5	V
Output Voltage Ran	ge	V_{OUT5}	By external feedback	1.5		3.3	V
Feedback Regulation Voltage @ FB5		V _{FB5}	Using external feedback loop	0.493	0.5	0.507	V
Regulated Output Voltage @ VOUT5		V _{REG5}	Using internal feedback loop	2.45	2.5	2.55	V
FB5 Threshold to Select Internal Feedback Network			(Note: before enabled, V _{FB5} > 0.8V. Then CH5 uses internal feedback)	0.8			V
Max Current Limit		I _{LIM5}	$V_{PVDD5} = 3.3V$	300	380	500	mA
Dropout Voltage			I _{OUT} = 100mA	60	100	120	mV
Soft-Start Time		t _{SS5}	V _{FB5} = 0 to 0.5V		2.4		ms
PSRR+			$I_{OUT} = 10$ mA, $V_{PVDD5} = 3.3$ V, $V_{OUT} = 2.5$ V, 1kHz		-55		db

To be continued





Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
RTC LDO for RTCPWR (Keep C	RTC LDO for RTCPWR (Keep On Once Bat Connect)						
Input Voltage Range	V_{DDI}	Max of BAT and PVDD6			5.5	V	
Quiescent Current	IQ	V _{DDI} = 4.2V		5	8	μΑ	
Regulated Output Voltage @ RTCPWR		I _{OUT} = 0mA	3.0	3.1	3.2	V	
Max Output Current (Current Limit)		V _{DDI} = 4.2V	60	105	200	mA	
		I _{OUT} = 50mA		740	1000		
Dropout Voltage	V _{DROP}	I _{OUT} = 10mA		110	200	mV	
		$I_{OUT} = 3mA$		60	100		
Power Good Indicator		7					
FB2 Regulation Threshold		For PGOOD Go Low	0.6	0.66	0.74	V	
FB2 Hysteresis			4	40		mV	
FB3 Regulation Threshold		For PGOOD Go Low	0.6	0.66	0.74	V	
FB3 Hysteresis		X//>		40		mV	
FB4 Regulation Threshold		For PGOOD Go Low	0.6	0.66	0.74	V	
FB4 Hysteresis		///	\\	40		mV	
PGOOD Rising Delay Time			13	14.4	15.9	ms	
PGOOD Sink Capability		$V_{DDM} = 3.3V$, $V_{PGOOD} = 0.5V$	4			mΑ	
Soft-Start Time							
CH1 Soft-Start Time	t _{SS1}	$V_{FB1} = 0 \text{ to } 0.8V$	2.8	3.5	4.2	ms	
CH2 Soft-Start Time	tss2	$V_{FB2} = 0 \text{ to } 0.8V$	2.8	3.5	4.2	ms	
CH3 Soft-Start Time	tss3	$V_{FB3} = 0$ to $0.8V$	2.8	3.5	4.2	ms	
CH4 Soft-Start Time	tss4	$V_{FB4} = 0 \text{ to } 0.8V$	2.8	3.5	4.2	ms	


- **Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2. θ_{JA} is measured in natural convection at $T_A = 25^{\circ}C$ on a high-effective thermal conductivity four-layer test board of JEDEC 51-7 thermal measurement standard. The measurement case position of θ_{JC} is on the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.





Typical Operating Characteristics




















































Application Information

The RT9992 includes the following four DC/DC converter channels, two LDOs, and one WLED driver to build a multiple-output power-supply system.

CH1: Step-up synchronous current mode DC/DC converter with internal power MOSFETs and compensation network. The P-MOSFET body can be controlled to disconnect the load.

CH2: Selectable step-up or step-down synchronous current mode DC/DC converter with internal power MOSFETs and compensation network. The P-MOSFET body can be controlled to disconnect the load.

CH3: Step-down synchronous current mode DC/DC converter with internal power MOSFETs and internal compensation network.

CH4: Step-down synchronous current mode DC/DC converter with internal power MOSFETs and internal compensation network.

CH5: Generic LDO that provides either fixed 2.5V output or adjustable output voltage via external feedback network, depending on initial by FB5 voltage prior to becoming enabled.

CH6: WLED driver operable in either current source mode or asynchronous step-up mode with internal power MOSFET and compensation network.

CH1 to CH4 operate in PWM mode with 2MHz, while CH6 operates in step-up mode with 1MHz switching frequency under moderate to heavy loading.

RTC_LDO: 3.4V output LDO with low quiescent current and high output voltage accuracy.

Power Good Indicator: Monitors FB2, FB3, and FB4 status.

CH1: Synchronous Step-Up DC/DC Converter

CH1 is a synchronous step-up converter for motor driver power in DSC system. The converter operates at fixed frequency and under PWM Current Mode. The converter integrates internal MOSFETs, compensation network and synchronous rectifier for up to 95% efficiency. It also disconnects the load when CH1 is turned off. Connect BAT to the power input node in front of CH1 inductor.

The output voltage can be set by the following equation:

 $V_{OUT\ CH1} = (1+R1/R2) \times V_{FB1}$

where V_{FB1} is 0.8V typically.

CH2 : Synchronous Step-Up / Step-Down Selectable DC/DC Converter

CH2 is a synchronous step-up / step-down selectable converter for system I/O power.

Mode Setting

CH2 of the RT9992 features flexible step-up/step-down topology setting for 2AA/Li-ion battery. If CH2 operates in step-up mode, the SEL pin should be connected to GND. If CH2 operates in step-down mode, the SEL pin should be connected to V_{EAT} . In addition, please note that the logic state can not be changed during operation.

Table 2. CH2 Mode Setting

CH2 Operating Mode	Connection
Step-Up	Connect the SEL pin to GND.
Step-Down	Connect the SEL pin to V _{BAT} .

Step-Up

The converter operates in fixed frequency PWM Mode, Continuous Current Mode (CCM), and Discontinuous Current Mode (DCM) with internal MOSFETs, compensation network and synchronous rectifier for up to 95% efficiency. In step-up mode, CH2 also disconnects the load when it is turned off. Connect VIN2 to the power input node in front of CH2 inductor.

Step-Down

The converter operates in fixed frequency PWM mode and Continuous Current Mode (CCM) with internal MOSFETs, compensation network and synchronous

rectifier for up to 95% efficiency. The CH2 step-down converter can be operated at 100% maximum duty cycle to extend the input operating voltage range. When the input voltage is close to the output voltage, the converter enters low dropout mode. In step-down mode, connect the VIN2 pin to GND via a $470k\Omega$ pull-down resistor.



The output voltage can be set by the following equation:

 $V_{OUT\ CH2} = (1+R3/R4) \times V_{FB2}$

where V_{FB2} is 0.8V typically

CH3: Synchronous Step-Down DC/DC Converter

CH3 is suitable for DRAM power in DSC system. The converter operates in fixed frequency PWM mode and CCM with integrated internal MOSFETs and compensation network. The CH3 step-down converter can be operated at 100% maximum duty cycle to extend battery operating voltage range. When the input voltage is close to the output voltage, the converter enters low dropout mode with low output ripple.

The output voltage can be set by the following equation:

 $V_{OUT\ CH3} = (1 + R5 / R6) \times V_{FB3}$

where V_{FB3} is 0.8V typically.

CH4: Synchronous Step-Down DC/DC Converter

CH4 is suitable for processor core power in DSC system. The converter operates in fixed frequency PWM mode and CCM with integrated internal MOSFETs and compensation network. The CH4 step-down converter can be operated at 100% maximum duty cycle to extend battery operating voltage range. When the input voltage is close to the output voltage, the converter enters low dropout mode with low output ripple.

The output voltage can be set by the following equation

 $V_{OUT\ CH4} = (1+R7/R8) \times V_{FB4}$

Where V_{FB4} is 0.8V typically.

CH5: Generic LDO

The RT9992 provides a generic LDO with high output voltage accuracy. The LDO outputs either a fixed 2.5V voltage or an adjustable voltage with external feedback network, depending on the initial FB5 voltage. The CH5 adjustable output voltage can be set by the following equation :

 $V_{OUT_CH5} = (1+R11/R12) \times V_{FB5}$

Where V_{FB5} is 0.5V typically.

CH6: WLED Driver

CH6 is a WLED driver that can operate in either current source mode or asynchronous step-up mode, depending

on the initial VOUT6 voltage level. In addition, if CH4 softstart does not finish, CH6 can not be turned on.

Table 3. CH6 WLED Setting

CH6 Operating Mode	VOUT6
Current Source	<0.3V
Asynchronous Step-Up	>0.7V

When CH6 works in current source mode, it sinks an accurate LED current modulated by EN6 high duty such that it is easily dimmed from 0mA to 30mA. If CH6 works in asynchronous step-up mode, it integrates asynchronous step-up mode with an internal MOSFET and internal compensation, and requires an external schottky diode to output a voltage up to 19V. The LED current is set via an external resistor and controlled via the PWM duty on the EN6 pin, Regardless of the mode, holding EN6 low for more than 32.7ms will turn off CH6.

CH6 WLED Current Dimming Control

If CH6 is in asynchronous step-up mode, the WLED current is set by an external resistor. And the dimming is controlled by the duty of pulse width modulated signal on the EN6 pin.

The average current through WLED can be set by the following equations:

 $\stackrel{\sim}{\text{LED}}$ (mA) = [250mV/R(Ω)] x Duty (%)for step-up mode

Or I_{LED} (mA) = 30mA x Duty (%)...... for current source mode

R: Current sense resistor from FB6 to GND.

Duty: PWM dimming via the EN6 pin. Dimming frequency range is from 1kHz to 100kHz but 2kHz to 20kHz should be avoided to prevent audio noise distraction.

VDDM Power Path

To support bootstrap function, the RT9992 includes a power selection circuit which selects between BAT and PVDD6 for the higher voltage to be used as the internal node, VDDI, that connects to the external decoupling capacitor at the VDDM pin. VDDM is the main power for the RT9992 control circuit. VDDI is the power input for the RTC LDO. To bootstrap VDDM, PVDD6 must connect to the output of the first enabled low voltage synchronous step-up channel (CH1 or CH2). Furthermore, PVDD6 also



provides power to the N-MOSFET driver in CH6. The RT9992 includes UVLO circuits to check VDDM and BAT voltage status.

RTC LDO

The RT9992 provides a 3.1V output LDO for real time clock. The LDO features low quiescent current (5 μ A) and high output voltage accuracy. The RTC LDO is always on, even when the system is shut down. For better stability, it is recommended to connect a 0.1 μ F capacitor to the RTCPWR pin. The RTC LDO includes pass transistor body

diode control to avoid the RTCPWR node from back charging into the input node VDDI.

Power Good

The RT9992 provides a power good indicator to monitor FB2, FB3, and FB4 voltage status. After CH2, CH3, and CH4 are turned on, if any one of them becomes lower than 0.66V (typically), PGOOD will be pulled low. If all are higher than 0.7V (typically), PGOOD will be released and pulled high after 10ms.

Power On/Off Sequence

SEQ = 0: CH1 to 5 are independently enabled by EN1 to EN5

SEQ = 1: CH2 to 5, or CH1 to 4 is enabled in preset on/off sequence. The order is chosen by EN3 and EN4

SEQ	EN2	EN3	EN4	EN5	EN1	X	Power On	Sequence	
0	indept	indept	indept	indept	indept	1	indepe	endent	
1	EN2345	1	0	Х	indept	CH2	СНЗ	CH4	CH5
1	EN2345	0	0	0	indept	CH2	CH5	CH3	CH4
1	EN1234	1	1	indept		CH1	CH3	CH4	CH2
1	EN1234	0	1	indept	X	CH1	CH4	CH3	CH2

X: don't care but suggested to be LOW (0)

Power On/Off Sequence Example for CH2 to CH5

Sequence 1: SEQ is high, EN3 is high, EN4 is low.

EN2 will turn on/off CH2 to CH5 in preset sequence. CH1 will be turned on by EN1 independently.

CH2 to CH5 Power On Sequence is:

When EN2 goes high, CH2 will be turned on . 7ms after CH2 is turned on, CH3 will be turned on. 7ms after CH3 is turned on, CH4 will be turned on. 7ms after CH4 is turned on, CH5 will be turned on.

CH2 to CH5 Power-Off Sequence is:

When EN2 goes low, CH5 will be turned off and VOUT5 will be internally discharged. When VOUT5 discharging finishes, CH4 will turn off and internally discharge output via LX4 pin. When FB4 < 0.1V, CH3 will turn off and internally discharge output via LX3 pin. Likewise when FB3 < 0.1V, CH2 will turn off and discharge output via LX2 pin. After FB2 < 0.1V, CH2 to 5 shutdown sequence will be completed.

Sequence 2 : SEQ is high, EN3 is low, EN4 is low, EN5 is low.

EN2 will turn on/off CH2 to CH5 in preset sequence. CH1 will be turned on by EN1 independently.

CH2 to CH5 Power On Sequence is:

When EN2 goes high, CH2 will be turned on . 7ms after CH2 is turned on, CH5 will be turned on. About 1ms after Ch5 is turned on, CH3 will be turned on. 7ms after CH3 is turned on, CH4 will be turned on.

CH2 to CH5 Power-Off Sequence is :

When EN2 goes low, CH4 will turn off first and internally discharge output via LX4 pin. When FB4 < 0.1V, CH3 will turn off and internally discharge output via LX3 pin. Likewise, when FB3 < 0.1V, CH5 will turn off and VOUT5 will be internally discharged. When VOUT5 discharging finishes, CH2 will turn off and discharge output via LX2 pin. After FB2 < 0.1V, CH2 to 5 shut down sequence will be completed.

Table 4. CH2 to CH5 Power On/Off Sequence


EN3 to EN5 Setting	Power On Sequence
EN3 = H, EN4 = L, EN5 = X	CH2→CH3→CH4→CH5
EN3 = L, EN4 = L, EN5 = L	CH2→CH5→CH3→CH4
EN3 to EN5 Setting	Power Off Sequence
EN3 = H, EN4 = L, EN5 = X	CH5→CH4→CH3→CH2
EN3 = L, EN4 = L, EN5 = L	CH4→CH3→CH5→CH2

Timing Diagram for CH2 to CH5


Power On Sequence : CH2 Step-Down 3.3V→CH3 Step-Down 1.8V→CH4 Step-Down 1.2V→CH5 LDO 2.5V

Power Off Sequence : CH5 LDO 2.5V→CH4 Step-Down 1.2V→CH3 Step-Down 1.8V→CH2 Step-Down 3.3V

SEL = H, SEQ = H, EN3 = H, EN4 = L



Power On Sequence : CH2 Step-Down 3.3V \rightarrow CH5 LDO 2.5V \rightarrow CH3 Step-Down 1.8V \rightarrow CH4 Step-Down 1.2V Power Off Sequence : CH4 Step-Down 1.2V \rightarrow CH3 Step-Down 1.8V \rightarrow CH5 LDO 2.5V \rightarrow CH2 Step-Down 3.3V SEL = H, SEQ = H, EN3 = L, EN4 = L, EN5 = L





Power on/off sequence for CH1 to CH4

Sequence 3: SEQ is high, EN3 is high, EN4 is high.

EN2 will turn on/off CH1 to CH4 in preset sequence. CH5 will be turned on by EN5 independently.

CH1 to CH4 Power On Sequence is:

When EN2 goes high, CH1 will be turned on. 7ms after CH1 is turned on, CH3 will be turned on. 7ms after CH3 is turned on, CH4 will be turned on. 7ms after CH4 is turned on. CH2 will be turned on.

CH1 to CH4 Power-Off Sequence is:

When EN2 goes low, CH2 will turn off first and internally discharge output. When FB2 < 0.1V, CH4 will turn off and also internally discharge output via LX4 pin. When FB4 < 0.1V, CH3 will turn off and internally discharge output via LX3 pin. Likewise, when FB3 < 0.1V, CH1 will turn off and discharge output via LX1 pin. After FB1 < 0.1V, CH1 to 4 shutdown sequence will be completed.

Sequence 4: SEQ is high, EN3 is low, EN4 is high.

EN2 will turn on/off CH1 to CH4 in preset sequence. CH5 will be turned on by EN5 independently.

CH1 to CH4 Power On Sequence is:

When EN2 goes high, CH1 will be turned on first. 7ms after CH1 is turned on, CH4 will be turned on. 7ms after CH4 is turned on, CH3 will be turned on. 7ms after CH3 is turned on, CH2 will be turned on.

CH1 to CH4 Power Off Sequence is


When EN2 goes low, CH2 will turn off first and internally discharge output. When FB2 < 0.1V, CH3 will turn off and internally discharge output via LX3 pin. When FB3 < 0.1V, CH4 will turn off and internally discharge output via LX4 pin. Likewise when FB4 < 0.1V, CH1 will turn off and internally discharge output via LX1 pin. After FB1 < 0.1V, Ch1 to 4 shutdown sequence is completed.

Table 5. CH1 to CH4 Power On/Off Sequence


Enable Setting	Power On Sequence
EN3 = H, EN4 = H, EN1 = X	CH1→CH3→CH4→CH2
EN3 = L, EN4 = H, EN5 = X	CH1→CH4→CH3→CH2
Enable Setting	Power Off Sequence
EN3 = H, EN4 = H, EN5 = X	CH2→CH4→CH3→CH1
EN3 = L, EN4 = H, EN5 = X	CH2→CH3→CH4→CH1

Timing Diagram for CH1 to CH4

Power On Sequence : CH1 Step-Up 5V \rightarrow CH3 Step-Down 1.8V \rightarrow CH4 Step-Down 1.2V \rightarrow CH2 Step-Up 3.3V Power Off Sequence : CH2 Step-Up 3.3V \rightarrow CH4 Step-Down 1.2V \rightarrow CH3 Step-Down 1.8V \rightarrow CH1 Step-Up 5V



Power On Sequence : CH1 Step-Up 5V → CH4 Step-Down 1.2V → CH3 Step-Down 1.8V → CH2 Step-Up 3.3V Power Off Sequence : CH2 Step-Up 3.3V → CH3 Step-Down 1.8V → CH4 Step-Down 1.2V → CH1 Step-Up 5V SEL = L, SEQ = H, EN3 = L, EN4 = H



Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications of the RT9992, the maximum junction temperature is 125°C and T_A is the ambient temperature. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For WQFN-32L 4x4 packages, the thermal resistance, θ_{JA} , is 27.8°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at T_A = 25°C can be calculated by the following formula:

 $P_{D(MAX)}$ = (125°C - 25°C) / (27.8°C/W) = 3.59W for WQFN-32L 4x4 package

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . For the RT9992 package, the derating curve in Figure 1 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 1. Derating Curve for the RT9992 Package

www.richtek.com DS9992-03 May 2011



Layout Considerations

For the best performance of the RT9992, the following PCB layout guidelines must be strictly followed.

- Place the input and output capacitors as close as possible to the input and output pins respectively for good filtering.
- ▶ Keep the main power traces as wide and short as possible.
- The switching node area connected to LX and inductor should be minimized for lower EMI.

- Place the feedback components as close as possible to the FB pin and keep these components away from the noisy devices.
- Connect the GND and Exposed Pad to a strong ground plane for maximum thermal dissipation and noise protection.
- Directly connect the output capacitors to the feedback network of each channel to avoid bouncing caused by parasitic resistance and inductance from the PCB trace.




Figure 2. PCB Layout Guide




Table 6. Protection Action

	Protection Type	Threshold(typical) Refer to Electrical spec	Delay Time	Protection Methods
V _{DDM}	UVLO	VDDM < 2.1V	No delay	Disable all channels
	OVP	VDDM > 6.15V	100ms	IC shutdown
BAT	UVLO	V _{BAT} < 1.3V	V _{BAT} < 1.3V No delay	
CH1: Boost	Current Limit	N-MOSFET current > 3A	100ms	IC shutdown
	PVDD1 UVP	V_{FB1} < 0.4V, or V_{PVDD1} < V_{BAT} -0.8V or V_{PVDD1} < 1.3V	100ms	IC shutdown
	PVDD1 OVP	V _{PVDD1} > 6.15V	No delay	IC shutdown
CH2 : Boost	Current Limit	N-MOSFET current > 2.1A	100ms	IC shutdown
	PVDD2 UVP	V_{FB2} < 0.4V, or V_{PVDD2} < V_{IN2} - 0.8V or V_{PVDD2} < 1.3V	100ms	IC shutdown
	PVDD2 OVP	V _{PVDD2} > 6.15V	No delay	IC shutdown
CH2 : Buck	OCP	P-MOSFET current > 1.5A	100ms	IC shutdown
	UVP	V _{FB2} < 0.4V	100ms	IC shutdown
CH3 : Buck	OCP	P-MOSFET current > 1.5A	100ms	IC shutdown
	UVP	V _{FB3} < 0.4V	100ms	IC shutdown
CH4 : Buck	OCP	P-MOSFET current > 2A	100ms	IC shutdown
	UVP	V _{FB4} < 0.4V	100ms	IC shutdown
CH5	Current Limit	P-MOSFET current > 0.38A	100ms	IC shutdown
	UVP	V _{FB5} < 0.3V	100ms	IC shutdown
CH6 Asyn Boost	Current Limit	N-MOSFET current > 0.8A	Reset each cycle	
	OVP	Vout6 > 19.5V	No delay	Shut down CH6 only
Thermal	Thermal shutdown	Temperature > 160°C	No delay	All channels stop switching



Outline Dimension



Symbol	Dimensions In Millimeters		Dimensions In Inches	
Symbol	Min	Max	Min	Max
А	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
А3	0.175	0.250	0.007	0.010
b	0.150	0.250	0.006	0.010
D	3.900	4.100	0.154	0.161
D2	2.650	2.750	0.104	0.108
E	3.900	4.100	0.154	0.161
E2	2.650	2.750	0.104	0.108
е	0.400		0.016	
L	0.300	0.400	0.012	0.016

W-Type 32L QFN 4x4 Package

Richtek Technology Corporation

Headquarter

5F, No. 20, Taiyuen Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789 Fax: (8863)5526611

Richtek Technology Corporation

Taipei Office (Marketing)

5F, No. 95, Minchiuan Road, Hsintien City

Taipei County, Taiwan, R.O.C.

Tel: (8862)86672399 Fax: (8862)86672377

Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.