

#### MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

# 1G BIT (128M × 8 BIT) CMOS NAND E<sup>2</sup>PROM

### **DESCRIPTION**

The TC58NVG0S3HTA00 is a single 3.3V 1Gbit (1,140,850,688bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E<sup>2</sup>PROM) organized as (2048 + 128) bytes  $\times$  64 pages  $\times$  1024 blocks. The device has a 2176-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 2176-byte increments. The Erase operation is implemented in a single block unit (128 Kbytes + 8 Kbytes: 2176 bytes  $\times$  64 pages).

The TC58NVG0S3HTA00 is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed, making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

#### **FEATURES**

Organization

х8

Memory cell array  $2176 \times 64K \times 8$  Register  $2176 \times 8$  Page size 2176 bytes Block size (128K + 8K) bytes

Modes

Read, Reset, Auto Page Program, Auto Block Erase, Status Read, Page Copy

Mode control

Serial input/output Command control

 Number of valid blocks Min 1004 blocks Max 1024 blocks

Power supply

 $V_{CC} = 2.7V$  to 3.6V

Access time

Cell array to register 25 µs max

Read Cycle Time 25 ns min (C<sub>L</sub>=50pF)

Program/Erase time

Auto Page Program 300 μs/page typ. Auto Block Erase 2.5 ms/block typ.

Operating current

Read (25 ns cycle)
Program (avg.)
Erase (avg.)
Standby
30 mA max
30 mA max
30 mA max
50 μA max


Package

TSOP I 48-P-1220-0.50 (Weight: 0.53 g typ.)

8 bit ECC for each 512Byte is required.



## **PIN ASSIGNMENT (TOP VIEW)**




## **PIN NAMES**

I/O1 to I/O8	I/O port
CE	Chip enable
WE	Write enable
RE	Read enable
CLE	Command latch enable
ALE	Address latch enable
WP	Write protect
RY / BY	Ready/Busy
Vcc	Power supply
V <sub>SS</sub>	Ground
NC	No Connection



## **BLOCK DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
Vcc	Power Supply Voltage	-0.6 to 4.6	V
VIN	Input Voltage	-0.6 to 4.6	V
VI/O	Input / Output Voltage	-0.6 to V <sub>CC</sub> + 0.3 (≤ 4.6 V)	V
PD	Power Dissipation	0.3	W
T <sub>STG</sub>	Storage Temperature	–55 to 150	°C
Topr	Operating Temperature	0 to 70	°C

Note: Avoid locations where the device may be exposed to water (wet, rain, dew condensation, etc.)

## **CAPACITANCE** \*(Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
CIN	Input	VIN = 0 V	_	10	pF
Cout	Output	V <sub>OUT</sub> = 0 V		10	pF

<sup>\*</sup> This parameter is periodically sampled and is not tested for every device.



## **VALID BLOCKS**

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
N <sub>VB</sub>	Number of Valid Blocks	1004		1024	Blocks

NOTE: The device occasionally contains unusable blocks. Refer to Application Note (13) toward the end of this document.

The first block (Block 0) is guaranteed to be a valid block at the time of shipment.

The specification for the minimum number of valid blocks is applicable over lifetime.

## **DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
Vcc	Power Supply Voltage	2.7	_	3.6	٧
VIH	High Level Input Voltage	V <sub>CC</sub> x 0.8	_	V <sub>CC</sub> + 0.3	V
VIL	Low Level Input Voltage	-0.3*	_	V <sub>CC</sub> x 0.2	V

<sup>\* -2</sup> V (pulse width lower than 20 ns)

# DC CHARACTERISTICS (Ta = 0 to 70°C, Vcc = 2.7 to 3.6V)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
IIL	Input Leakage Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	_	_	±10	μА
ILO	Output Leakage Current	V <sub>OUT</sub> = 0 V to V <sub>CC</sub>	_		±10	μА
ICCO1	Serial Read Current	CE = VIL, IOUT = 0 mA, tRC = 25 ns			30	mA
ICCO2	Programming Current	_	_	_	30	mA
Icco3	Erasing Current	_			30	mA
Iccs	Standby Current	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.2  \text{V}, \ \overline{\text{WP}} = 0  \text{V/V}_{\text{CC}}$	_		50	μА
VoH	High Level Output Voltage	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> - 0.2	_	_	V
VoL	Low Level Output Voltage	I <sub>OL</sub> = 0.1 mA			0.2	V
I <sub>OL</sub> (RY / BY)	Output Current of RY / BY pin	V <sub>OL</sub> = 0.2 V	_	4	_	mA



# AC CHARACTERISTICS AND OPERATING CONDITIONS (Ta = 0 to 70°C, $V_{CC}$ = 2.7 to 3.6V)

SYMBOL	PARAMETER	MIN	MAX	UNIT
tcls	CLE Setup Time	12	_	ns
tCLH	CLE Hold Time	5	_	ns
tcs	CE Setup Time	20	_	ns
tсн	CE Hold Time	5	_	ns
twp	Write Pulse Width	12	_	ns
tals	ALE Setup Time	12	_	ns
talh	ALE Hold Time	5	_	ns
t <sub>DS</sub>	Data Setup Time	12	_	ns
tDH	Data Hold Time	5	_	ns
twc	Write Cycle Time	25	_	ns
twH	WE High Hold Time	10	_	ns
t <sub>WW</sub>	WP High to WE Low	100	_	ns
t <sub>RR</sub>	Ready to RE Falling Edge	20	_	ns
t <sub>RW</sub>	Ready to WE Falling Edge	20	_	ns
t <sub>RP</sub>	Read Pulse Width	12	_	ns
t <sub>RC</sub>	Read Cycle Time	25	_	ns
trea	RE Access Time	_	20	ns
t <sub>CEA</sub>	CE Access Time	_	25	ns
tclr	CLE Low to RE Low	10	_	ns
t <sub>AR</sub>	ALE Low to RE Low	10	_	ns
trhoh	RE High to Output Hold Time	25	_	ns
t <sub>RLOH</sub>	RE Low to Output Hold Time	5	_	ns
t <sub>RHZ</sub>	RE High to Output High Impedance	_	60	ns
tcHZ	CE High to Output High Impedance	_	20	ns
tcsp	CE High to ALE or CLE Don't Care	0	_	ns
t <sub>REH</sub>	RE High Hold Time	10	_	ns
tıR	Output-High-Impedance-to-RE Falling Edge	0	_	ns
t <sub>RHW</sub>	RE High to WE Low	30	_	ns
twnc	WE High to CE Low	30	_	ns
twhR	WE High to RE Low	60	_	ns
twB	WE High to Busy	_	100	ns
trst	Device Reset Time (Ready/Read/Program/Erase)	_	5/5/10/500	μS

<sup>\*1:</sup> tCLS and tALS cannot be shorter than tWP

<sup>\*2:</sup> tCS should be longer than tWP + 8ns.



## **AC TEST CONDITIONS**

PARAMETER	CONDITION
PARAMETER	V <sub>CC</sub> : 2.7 to 3.6V
Input level	V <sub>CC</sub> – 0.2 V, 0.2 V
Input pulse rise and fall time	3 ns
Input comparison level	V <sub>CC</sub> / 2
Output data comparison level	V <sub>CC</sub> / 2
Output load	C <sub>L</sub> (50 pF) + 1 TTL

Note: Busy to ready time depends on the pull-up resistor tied to the RY /  $\overline{\text{BY}}$  pin.

(Refer to Application Note (9) toward the end of this document)

# PROGRAMMING / ERASING / READING CHARACTERISTICS

 $(Ta = 0 \text{ to } 70^{\circ}C, V_{CC} = 2.7 \text{ to } 3.6V)$ 

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
t <sub>PROG</sub>	Programming Time	_	300	700	μS	
tDCBSYW2	Data Cache Busy Time in Write Cache (following 15h)	_	_	700	μS	(2)
N	Number of Partial Program Cycles in the Same Page	_	_	4		(1)
tBERASE	Block Erasing Time	_	2.5	5	ms	
t <sub>R</sub>	Memory Cell Array to Starting Address	_	_	25	μS	
tDCBSYR1	Data Cache Busy in Read Cache (following 31h and 3Fh)	_	_	25	μS	
tDCBSYR2	Data Cache Busy in Page Copy (following 3Ah)		_	30	μS	

<sup>(1)</sup> Refer to Application Note (12) toward the end of this document.

### **Data Output**

When tREH is long, output buffers are disabled by /RE=High, and the hold time of data output depends on tRHOH (25ns MIN). Under this condition, the waveforms look like Normal Serial Read Mode.


When tREH is short, output buffers are not disabled by /RE=High, and the hold time of data output depends on tRLOH (5ns MIN). Under this condition, output buffers are disabled by the rising edge of CLE, ALE, /CE or the falling edge of /WE, and waveforms look like Extended Data Output Mode.

<sup>(2)</sup> t<sub>DCBSYW2</sub> depends on the timing between internal programming time and data in time.




# **TIMING DIAGRAMS**

# Latch Timing Diagram for Command/Address/Data




### Command Input Cycle Timing Diagram






## Address Input Cycle Timing Diagram




## **Data Input Cycle Timing Diagram**






## Serial Read Cycle Timing Diagram




## Status Read Cycle Timing Diagram




<sup>\*: 70</sup>h represents the hexadecimal number



## Read Cycle Timing Diagram




## Read Cycle Timing Diagram: When Interrupted by CE






#### Read Cycle with Data Cache Timing Diagram (1/2)






## Read Cycle with Data Cache Timing Diagram (2/2)



Continues from 1 of previous page




## Column Address Change in Read Cycle Timing Diagram (1/2)






## Column Address Change in Read Cycle Timing Diagram (2/2)



Continues from 1 of previous page




## **Data Output Timing Diagram**





## **Auto-Program Operation Timing Diagram**




: Do not input data while data is being output.

: V<sub>IH</sub> or V<sub>IL</sub>

\* M: up to 2175




## Auto-Program Operation with Data Cache Timing Diagram (1/3)





## Auto-Program Operation with Data Cache Timing Diagram (2/3)



Continued from 1 of previous page


: Do not input data while data is being output.

: V<sub>IH</sub> or V<sub>IL</sub>

\* M: up to 2175



#### Auto-Program Operation with Data Cache Timing Diagram (3/3)



(\*1) tPROG: Since the last page's programming by 10h command is initiated after the previous cache program, the tPROG during cache programming is given by the following equation.

tPROG = tPROG of the last page + tPROG of the previous page - A
A = (command input cycle + address input cycle + data input cycle time of the last page)


If "A" exceeds the tprog of previous page, tprog of the last page is tprog max.

(Note) Make sure to terminate the operation with 80h-10h command sequence.

If the operation is terminated by 80h-15h command sequence, monitor I/O 6 (Ready / Busy) by issuing the Status Read command (70h) and make sure the previous page program operation is completed. If the page program operation is completed, issue FFh reset before the next operation.



## Auto Block Erase Timing Diagram




: Do not input data while data is being output.

: V<sub>IH</sub> or V<sub>IL</sub>



### **ID Read Operation Timing Diagram**





#### PIN FUNCTIONS

The device is a serial access memory which utilizes time-sharing input of address information.

#### Command Latch Enable: CLE

The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the WE signal while CLE is High.

#### Address Latch Enable: ALE

The ALE signal is used to control loading address information into the internal address register. Address information is latched into the address register from the I/O port on the rising edge of WE while ALE is High.

#### Chip Enable: CE

The device goes into a low-power Standby mode when  $\overline{CE}$  goes High while the device is in Ready state. The  $\overline{CE}$  signal is ignored when the device is in Busy state (RY /  $\overline{BY}$ = L), such as during a Program, Erase or Read operation, and will not enter Standby mode even if the  $\overline{CE}$  input goes High.

#### Write Enable: WE

The WE signal is used to control the acquisition of data from the I/O port.

#### Read Enable: RE

The RE signal controls serial data output. Data is available trea after the falling edge of RE. The internal column address counter is also incremented (Address = Address + 1) on this falling edge.

### I/O Port: I/O1 to 8

The I/O1 to 8 pins are used as a port for transferring address, command and input/output data to and from the device.

#### Write Protect: WP

The WP signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when WP is Low. This signal is usually used to protect the data during the power-on/off sequence when input signals are invalid.

#### Ready/Busy: RY / BY


The RY / BY output signal is used to indicate the operating condition of the device. The RY / BY signal is in Busy state (RY / BY= L) during the Program, Erase and Read operations and will return to Ready state (RY / BY= H) after completion of the operation. The output buffer for this signal is an open drain and has to be pulled up to Vcc with an appropriate resistor.

If RY / BY signal is not pulled up to Vcc ("Open" state), device operation cannot be guaranteed.



#### Schematic Cell Layout and Address Assignment

The Program operation works on page units while the Erase operation works on block units.



A page consists of 2176 bytes in which 2048 bytes are used for main memory storage and 128 bytes are for redundancy or for other uses.

1 page = 2176 bytes

1 block = 2176 bytes  $\times$  64 pages = (128K + 8K) bytes

Capacity = 2176 bytes  $\times$  64 pages  $\times$  1024 blocks

An address is read in via the I/O port over four consecutive clock cycles, as shown in Table 1.

Table 1. Addressing

	I/O8	1/07	I/O6	I/O5	1/04	I/O3	I/O2	I/O1
First cycle	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
Second cycle	L	L	L	L	CA11	CA10	CA9	CA8
Third cycle	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Fourth cycle	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8

CA0 to CA11: Column address
PA0 to PA5: Page address in block
PA6 to PA15: Block address



#### Operation Mode: Logic and Command Tables

The operation modes such as Program, Erase, Read and Reset are controlled by command operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE, ALE,  $\overline{\text{CE}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{RE}}$  and  $\overline{\text{WP}}$  signals, as shown in Table 2.

Table 2. Logic Table

	CLE	ALE	CE	WE	RE	WP*1
Command Input	Н	L	L	7	Н	*
Data Input	L	L	L	F	Н	Н
Address Input	L	Н	L	7	Н	*
Serial Data Output	L	L	L	Н	7	*
During Program (Busy)	*	*	*	*	*	Н
During Erase (Busy)	*	*	*	*	*	Н
D : D 1/D )	*	*	Н	*	*	*
During Read (Busy)	*	*	L	H (*2)	H (*2)	*
Program, Erase Inhibit	*	*	*	*	*	L
Standby	*	*	Н	*	*	0 V/Vcc

H: VIH, L: VIL, \*: VIH or VIL

<sup>\*1:</sup> When the WP signal goes Low, Program or Erase is inhibited (Refer to Application Note (10) toward end of this document).

<sup>\*2:</sup> If CE is Low during Read Busy, WE and RE must be held High to avoid unintended command/address input to the device or read to the device. Reset or Status Read command can be input during Read Busy.



Table 3. Command table (HEX)

	First Cycle	Second Cycle	Acceptable while Busy
Serial Data Input	80	_	
Read	00	30	
Column Address Change in Serial Data Output	05	E0	
Read with Data Cache	31	_	
Read Start for Last Page in Read Cycle with Data Cache	3F	_	
Auto Page Program	80	10	
Column Address Change in Serial Data Input	85	_	
Auto Page Program with Data Cache	80	15	
Read for Page Copy (2) with Data Out	00	3A	
Auto Program with Data Cache during Page Copy (2)	8C	15	
Auto Program for last page during Page Copy (2)	8C	10	
Auto Block Erase	60	D0	
ID Read	90	_	
Status Read	70	_	0
Reset	FF	_	0

HEX data bit assignment (Example)




Table 4. Read mode operation states

	CLE	ALE	CE	WE	RE	I/O1 to I/O8	Power
Output select	L	L	L	Н	L	Data output	Active
Output Deselect	L	L	L	Н	Н	High impedance	Active

H: VIH, L: VIL

After the transfer period, the device returns to Ready state.

Serial data can be output synchronously with the RE clock from

the start address designated in the address input cycle.




#### **DEVICE OPERATION**

#### Read Mode

Select page

Ν


Read mode is set when the "00h" and "30h" commands are issued to the Command register. Between the two commands, a start address for the Read mode needs to be issued. After the initial power on sequence, "00h" command is latched into the internal command register. Then the Read operation after the power on sequence is executed by the setting of only four address cycles and "30h" command. The sequence and the block diagram are shown below (Refer to the timing chart for detail).



Cell array

Random Column Address Change in Read Cycle


I/O1 to 8: m = 2175





#### Read with Data Cache

The device has a Read with Data Cache that enables the high speed read operation shown below. When the block address changes, this sequence has to be started from the beginning.




If the 31h command is issued to the device, the data content of the next page is transferred to the Page Buffer during serial data out from the Data Cache, reducing the tR (Data transfer from memory cell to data register).

- 1. Normal read. Data is transferred from Page N to Data Cache through Page Buffer. During this time period, the device outputs Busy state for tR max.
- 2. After the Ready/Busy signal returns to Ready, 31h command is issued and data is transferred to Data Cache from Page Buffer again. This data transfer takes t<sub>DCBSYR1</sub> max and the completion of this time period can be detected by Ready/Busy signal.
- 3. Data of Page N + 1 is transferred to Page Buffer from cell while the data of Page N in Data Cache can be read out by /RE clock simultaneously.
- 4. The 31h command makes data of Page N + 1 transfer to Data Cache from Page Buffer after the completion of the transfer from cell to Page Buffer. The device outputs Busy state for t<sub>DCBSYR1</sub> max. This Busy period depends on the combination of the internal data transfer time from cell to Page Buffer and the serial data out time.
- 5. Data of Page N + 2 is transferred to Page Buffer from cell while the data of Page N + 1 in Data Cache can be read out by /RE clock simultaneously.
- 6. The 3Fh command makes the data of Page N + 2 transfer to the Data Cache from the Page Buffer after the completion of the transfer from cell to Page Buffer. The device outputs Busy state for t<sub>DCBSYR1</sub> max. This Busy period depends on the combination of the internal data transfer time from cell to Page Buffer and the serial data out time.
- 7. Data of Page N + 2 in Data Cache can be read out, but since the 3Fh command does not transfer the data from the memory cell to Page Buffer, the device can accept new command input immediately after the completion of serial data out.



#### Auto Page Program Operation


The device carries out an Auto Page Program operation when it receives a "10h" Program command after the address and data have been input. The sequence of command, address and data input is shown below (Refer to the detailed timing chart).



#### Random Column Address Change in Auto Page Program Operation

The column address can be changed by the 85h command during the data input sequence of the Auto Page Program operation.


Two address input cycles after the 85h command are recognized as a new column address for the data input. After the new data is input to the new column address, the 10h command initiates the actual data program into the selected page automatically. The Random Column Address Change operation can be repeated multiple times within the same page.





#### Auto Page Program Operation with Data Cache

The device has an Auto Page Program with Data Cache operation enabling the high speed program operation shown below. When the block address changes, this sequence has to be started from the beginning.



Issuing the 15h command to the device after serial data input initiates the program operation with Data Cache.

- 1. Data for Page N is input to Data Cache.
- 2. Data is transferred to the Page Buffer by the 15h command. During the transfer the Ready/Busy signal outputs Busy state (tpcBsyw2).
- 3. Data is programmed to the selected page while the data for Page N + 1 is input to the Data Cache.
- 4. By the 15h command, the data in the Data Cache is transferred to the Page Buffer after the programming of Page N is completed. The device outputs Busy state from the 15h command until the Data Cache becomes empty. The duration of this period depends on timing between the internal programming of Page N and serial data input for Page N + 1 (tDCBSYW2).
- 5. Data for Page N + P is input to the Data Cache while the data of the Page N + P 1 is being programmed.
- 6. The programming with Data Cache is terminated by the 10h command. When the device becomes Ready state, it shows that the internal programming of the Page N + P is completed.

NOTE: Since the last page's programming by the 10h command is initiated after the previous cache program, the  $t_{PROG}$  during cache programming is given by the following:  $t_{PROG} = t_{PROG}$  for the last page +  $t_{PROG}$  of the previous page - ( command input cycle + address input cycle + data input cycle time of the previous page)




Pass/Fail status for each page programmed by the Auto Page Program with Data Cache operation can be detected by the Status Read operation.

- I/O1: Pass/Fail of the current page program operation.
- I/O2: Pass/Fail of the previous page program operation.

The Pass/Fail status on I/O1 and I/O2 are valid under the following conditions.

- Status on I/O1: Page Buffer Ready/Busy is Ready.
  - The Page Buffer Ready/Busy is output on I/O6 by Status Read operation or RY / BY pin after the 10h command.
- Status on I/O2: Data Cache Read/Busy is Ready.

The Data Cache Ready/Busy is output on I/O7 by Status Read operation or RY / BY pin after the 15h command.





If the Page Buffer Busy returns to Ready before the next 80h command input and Status Read is done during this Ready period, the Status Read provides the Pass/Fail result for Page 2 on I/O1 and the Pass/Fail result for Page1 on I/O2.



## Page Copy (2)

By using Page Copy (2), data in a page can be copied to another page after the data has been read out. When the block address changes (increments) this sequence has to be started from the beginning.






Page Copy (2) operation is as follows.


- 1. Data for Page N is transferred to the Data Cache.
- 2. Data for Page N is read out.
- 3. Address for Page M is input. If the data needs to be changed, changed data is input.
- 4. Data Cache for Page M is transferred to the Page Buffer.
- 5. After the Ready state, Data for Page N + P1 is output from the Data Cache while the data of Page M is being programmed.






- 6. Address for Page (M + R1) is input. If the data needs to be changed, changed data is input.
- 7. After programming of page M is completed, Data Cache for Page M + R1 is transferred to the Page Buffer.
- 8. By the 15h command, the data in the Page Buffer is programmed to Page M + R1. Data for Page N + P2 is transferred to the Data cache.
- 9. The data in the Page Buffer is programmed to Page M + Rn 1. Data for Page N + Pn is transferred to the Data Cache.







- 10. Address for Page (M + Rn) is input. If the data needs to be changed, changed data is input.
- 11. By issuing the 10h command, the data in the Page Buffer is programmed to Page M + Rn.
- (\*1) Since the last page's programming by the 10h command is initiated after the previous cache program, the tprog here will be expected as the following: tprog = tprog of the last page + tprog of the previous page (command input cycle + address input cycle + data output/input cycle time of the last page)
- NOTE) Data input is required only if previous data output needs to be altered.

If the data has to be changed, locate the desired address with the column and page address input after the 8Ch command, and change only the data that needs be changed. If the data does not have to be changed, data input cycles are not required.


Make sure WP is held to High when the Page Copy (2) operation is performed.

Also make sure the Page Copy operation is terminated with 8Ch-10h command sequence.



#### Auto Block Erase

The Auto Block Erase operation starts on the rising edge of WE after the Erase Start command "D0h" which follows the Erase Setup command "60h". This two-cycle process for Erase operations acts as an extra layer of protection from accidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations.





#### **ID Read**

The device contains ID codes which can be used to identify the device type, the manufacturer, and features of the device. The ID codes can be read out under the following timing conditions:




Table 5. Code table

	Description	I/O8	1/07	I/O6	I/O5	1/04	I/O3	I/O2	I/O1	Hex Data
1st Data	Maker Code	1	0	0	1	1	0	0	0	98h
2nd Data	Device Code	1	1	1	1	0	0	0	1	F1h
3rd Data	Chip Number, Cell Type	1	0	0	0	0	0	0	0	80h
4th Data	Page Size, Block Size,	0	0	0	1	0	1	0	1	15h
5th Data	District Number	0	1	1	1	0	0	1	0	72h

#### 3rd Data

	Description	I/O8	1/07	1/06	I/O5	1/04	I/O3	I/O2	I/O1
Internal Chip Number	1 2 4 8							0 0 1 1	0 1 0 1
Cell Type	2 level cell 4 level cell 8 level cell 16 level cell					0 0 1 1	0 1 0 1		
Reserved		1	0	0	0				



#### 4th Data

	Description	I/O8	1/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
Page Size (without redundant area)	1 KB 2 KB 4 KB 8 KB							0 0 1 1	0 1 0 1
Block Size (without redundant area)	64 KB 128 KB 256 KB 512 KB			0 0 1 1	0 1 0 1				
I/O Width	x8 x16		0 1						
Reserved		0				0	1		

### 5th Data

	Description	I/O8	1/07	1/06	I/O5	I/O4	I/O3	I/O2	I/O1
District Number	1 District 2 Districts 4 Districts 8 Districts					0 0 1 1	0 1 0 1		
Reserved		0	1	1	1			1	0



#### Status Read

The device automatically implements the execution and verification of the Program and Erase operations. The Status Read function is used to monitor the Ready/Busy status of the device, determine the result (pass /fail) of a Program or Erase operation, and determine whether the device is in Protect mode. The device status is output via the I/O port using RE after a "70h" command input. The Status Read command can also be used during a Read operation to monitor the Ready/Busy status.

The resulting information is outlined in Table 6.

Table 6. Status output table

	Definition	Page Program Block Erase	Cache Program	Read Cache Read
I/O1	Chip Status1 Pass: 0 Fail: 1	Pass/Fail	Pass/Fail	Invalid
I/O2	Chip Status 2 Pass: 0 Fail: 1	Invalid	Pass/Fail	Invalid
I/O3	Not Used	0	0	0
I/O4	Not Used	0	0	0
I/O5	Not Used	0	0	0
I/O6	Page Buffer Ready/Busy Ready: 1 Busy: 0	Ready/Busy	Ready/Busy	Ready/Busy
1/07	Data Cache Ready/Busy Ready: 1 Busy: 0	Ready/Busy	Ready/Busy	Ready/Busy
I/O8	Write Protect Not Protected :1 Protected: 0	Not Protected/Protected	Not Protected/Protected	Not Protected/Protected

The Pass/Fail status on I/O1 and I/O2 is only valid during a Program/Erase operation when the device is in the Ready state.

### Chip Status 1:

During an Auto Page Program or Auto Block Erase operation this bit indicates the Pass/Fail result. During an Auto Page Program with Data Cache operation, this bit shows the Pass/Fail results of the current page program operation and therefore this bit is only valid when I/O6 shows the Ready state.


#### Chip Status 2:

This bit shows the Pass/Fail result of the previous page program operation during Auto Page Program with Data Cache. This status is valid when I/O7 shows the Ready State.

The status output on I/O6 is the same as that of I/O7 if the command input just before 70h is not 15h or 31h.



An application example with multiple devices is shown in the figure below.



### System Design Note:

If the RY / BY pin signals from multiple devices are wired together as shown in the diagram, the Status Read function can be used to determine the status of each individual device.


### Reset

The Reset mode stops all operations. For example, in case of a Program or Erase operation, the internally generated voltage is discharged to 0 volts and the device enters the Wait state.

Reset during a Cache Program/Page Copy may not just stop the most recent page program but it may also stop the previous program at a page depending on when the FF reset is input.


The response to a "FFh" Reset command input during the various device operations is as follows:

## When a Reset (FFh) command is input during Program operation







### When a Reset (FFh) command is input during Erase operation




### When a Reset (FFh) command is input during Read operation




### When a Reset (FFh) command is input during Ready



### When a Status Read command (70h) is input after a Reset



# When two or more Reset commands are input in succession






### **APPLICATION NOTES AND COMMENTS**


#### (1) Power-on/off sequence

The timing sequence shown in the figure below is necessary for the power-on/off sequence. The device's internal initialization starts after the power supply reaches an appropriate level during the power-on sequence. During the initialization the device Ready/Busy signal indicates the Busy state as shown in the figure below. In this time period, the acceptable commands are FFh or 70h. The  $\overline{WP}$  signal is useful for protecting against data corruption at power-on/off.



#### (2) Power-on Reset

The following sequence is necessary because some input signals may not be stable at power-on.



#### (3) Prohibition of unspecified commands

The operation commands are listed in Table 3. Input of a command other than those specified in Table 3 is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.


### (4) Restriction of commands while in the Busy state

During the Busy state, do not input any command except 70h and FFh.




#### (5) Acceptable commands after Serial Data Input command "80h"

Once the Serial Data Input command "80h" has been input, do not input any command other than the Column Address Change in Serial Data Input command "85h", Auto Page Program command "10h", Auto Page Program with Data Cache Command "15h", or the Reset command "FFh".





If a command other than "85h", "10h", "15h" or "FFh" is input, the Program operation is not performed and the device operation is set to the mode that the input command specifies.



#### (6) Addressing for program operation


Within a block, the pages must be programmed consecutively from the LSB (least significant bit) page of the block to the MSB (most significant bit) page of the block. Random page address programming is prohibited.








# (7) Status Read during a Read operation




The device status can be read out by inputting the Status Read command "70h" in Read mode. Once the device has been set to Status Read mode by a "70h" command, the device will not return to Read mode unless the Read command "00h" is input during [A]. If the Read command "00h" is input during [A], Status Read mode is reset, and the device returns to Read mode. In this case, data output starts automatically from address N and address input is unnecessary

#### (8) Auto programming failure



### (9) RY / BY: termination for the Ready/Busy pin (RY / BY)

A pull-up resistor needs to be used for termination because the RY /  $\overline{\text{BY}}$  buffer consists of an open drain circuit.







### (10) Note regarding the WP signal

The Erase and Program operations are automatically reset when  $\overline{WP}$  goes Low. The operations are enabled and disabled as follows:


### **Enable Programming**




#### **Disable Programming**



### Enable Erasing




### Disable Erasing






# (11) When five address cycles are input

Although the device may read in a fifth address, it is ignored inside the chip.








(12) Several programming cycles on the same page (Partial Page Program)

Each segment can be programmed individually as follows:




Number of partial program cycles in the same page must not exceed 4.



#### (13) Invalid blocks (bad blocks)

The device occasionally contains unusable blocks. Therefore, the following issues must be recognized:



Please do not perform an erase operation to bad blocks. It may be impossible to recover the bad block's information if the information is erased.

Check if the device has any bad blocks after installation into the system. Refer to the test flow for bad block detection. Bad blocks which are detected by the test flow must be managed as unusable blocks by the system.


A bad block does not affect the performance of good blocks because it is isolated from the bit lines by select gates.

The number of valid blocks over the device lifetime is as follows:

	MIN	TYP.	MAX	UNIT
Valid (Good) Block Number	1004	_	1024	Blocks

## **Bad Block Test Flow**

Regarding invalid blocks, bad block mark is in whole pages. Please read one column of any page in each block. If the data of the column is 00 (Hex), define the block as a bad block.



\*1: No erase operation is allowed to detected bad blocks



(14) Failure phenomena for Program, Erase and Read operations


The device may fail during a Program or Erase operation.

The following possible failure modes should be considered when implementing a highly reliable system.

FAILURE MODE		DETECTION AND COUNTERMEASURE SEQUENCE	
Block	Erase Failure	Status Read after Erase → Block Replacement	
Page	Programming Failure	Status Read after Program → Block Replacement	
Read	Bit Error	Check the ECC status at host controller and take appropriate measures such as rewrite in consideration of Wear Leveling before uncorrectable ECC error occurs.	

- ECC: Error Correction Code. 8 bit correction per 512 Bytes is necessary.
- Block Replacement

#### Program



When an error happens in Block A, try to reprogram the data into another Block (Block B) by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a bad block table or by using another appropriate scheme).

#### **Erase**

When an error occurs during an Erase operation, prevent future accesses to this bad block (by creating a table within the system or by using another appropriate scheme).

- (15) Do not turn off the power before the Write/Erase operation is complete. Avoid using the device when the battery is low. Power shortage and/or power failure before the Write/Erase operation is complete will cause loss of data and/or damage to data.
- (16) Please refer to Toshiba Memory soldering temperature profile for details.



#### (17) Reliability Guidance

This reliability guidance is intended to provide some guidance related to using NAND Flash with 8 bit ECC for each 512 bytes. NAND Flash memory cells are gradually worn out and the reliability level of memory cells is degraded by repeating Write and Erase operation of '0' data in each block. For detailed reliability data, please refer to the reliability note for each product.

Although random bit errors may occur during use, it does not necessarily mean that a block is bad. Generally, a block should be marked as bad when a program status failure or erase status failure is detected.

The reliability of NAND Flash memory cells during the actual usage on system level depends on the usage and environmental conditions. Toshiba Memory adopts the checker pattern data, 0x55 & 0xAA for alternative Write/Erase cycles, for the reliability test.


#### Write/Erase Endurance

Write/Erase endurance failures may occur in a cell, page, or block, and are detected by doing a Status Read after either an Auto Page Program or Auto Block Erase operation. The cumulative bad block count will increase along with the number of Write/Erase cycles.

#### **Data Retention**

The data in NAND Flash memory may change after a certain amount of storage time. This is due to charge loss or charge gain. After block erasure and reprogramming, the block may become usable again. Data Retention time is generally influenced by the number of Write/Erase cycles and temperature.

Here is a graph plotting the relationship between Write/Erase Endurance and Data Retention.



Write/Erase Endurance [Cycles]

#### **Read Disturb**

A Read operation may disturb the data in NAND Flash memory. The data may change due to charge gain. Usually, bit errors occur on other pages in the block, not the page being read. After a large number of read cycles (between block erases), a tiny charge may build up and can cause a cell to be soft programmed to another state. After block erasure and reprogramming, the block may become usable again. Read Disturb capability is generally influenced by the number of Write/Erase cycles.

© 2012-2018 Toshiba Memory Corporation 48 2018-12-14C




### (18) NAND Management

NAND Management such as Bad Block Management, ECC treatment and Wear Leveling, but not limited to these treatments, should be recognized and incorporated in the system design.

ECC treatment for read data is mandatory against random bit errors, and host should monitor ECC status to take appropriate measures such as rewrite in consideration of Wear Leveling before uncorrectable Error occurs. To realize robust system design generally it is necessary to prevent the concentration of Write/Erase cycles at the specific blocks by adopting Wear Leveling which manages to distribute Write/Erase cycles evenly among NAND Flash memory. And also it is necessary to avoid dummy '0' data write, e.g. '0' data padding, which accelerate block endurance degradation.

Continuous Write and Erase cycling with high percentage of '0' bits in data pattern can lead to faster block endurance degradation.

### Example: NAND cell array with '0' data padding




(a) Accelerate block endurance degradation by fixed dummy "0" data write

(b) "1" data for Remaining area (Recommended)



# **Package Dimensions**



Weight: 0.53g (typ.)



# **Revision History**

Date	Rev.	Description
2012-02-17	0.10	Initial Release
2012-07-06	0.20	Described ECC bit number: 8, Changed tBERASE, Revised ID Table,
		Corrected typo.
2012-08-31	1.00	Deleted TENTATIVE/TBD notation.
2018-12-14	1.10	Corrected typo, and described some notes.
		Removed Soldering Temperature and added note in ABSOLUTE MAXIMUM
		RATINGS, and added comments in APPLICATION NOTES AND
		COMMENTS.
		Removed the word "Recommended" from the title of DC OPERATING
		CONDITIONS and AC CHARACTERISTICS AND OPERATING
		CONDITIONS.
		Renewed Reliability Guidance and added NAND Management.
		Changed "RESTRICTIONS ON PRODUCT USE".



#### RESTRICTIONS ON PRODUCT USE

Toshiba Memory Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "Reliability Information" in Toshiba Memory Corporation's website and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
  EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY
  CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
  ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation,
  equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment,
  equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or
  explosions, safety devices, elevators and escalators, and devices related to power plant. IF YOU USE PRODUCT FOR UNINTENDED USE,
  TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative or contact us via our
  website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR
  PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER,
  INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING
  WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2)
  DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR
  INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE,
  ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please
  use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including
  without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT
  OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

# TOSHIBA MEMORY CORPORATION