

DRV8886 集成电流检测功能的 2A 步进电机驱动器

1 特性

- 脉宽调制 (PWM) 微步进电机驱动器
 - 最高 1/16 微步进
 - 非循环和标准 1/2 步进模式
- 集成电流检测功能
 - 无需感测电阻
 - ±6.25% 满量程电流精度
- 慢速衰减和混合衰减选项
- 8V 至 37V 工作电源电压范围
- 低 $R_{DS(ON)}$: 550mΩ HS + LS (在 24V 和 25°C 条件下)
- 高电流容量
 - 每条桥臂的峰值电流为 3A
 - 每条桥臂的满量程电流为 2A
 - 每条桥臂的均方根 (rms) 电流为 1.4A
- 固定关断时间脉宽调制 (PWM) 电流调节
- 简单的 STEP/DIR 接口
- 低电流休眠模式 (20μA)
- 小型封装尺寸
 - 24 引脚散热薄型小外形尺寸 (HTSSOP) PowerPAD™ 封装
 - 28 WQFN 封装
- 保护特性
 - VM 欠压闭锁 (UVLO)
 - 电荷泵欠压 (CPUV)
 - 过流保护 (OCP)
 - 热关断 (TSD)
 - 故障条件指示引脚 (nFAULT)

2 应用

- 双极步进电机
- 多功能打印机和扫描仪
- 激光束打印机
- 3D 打印机
- 自动取款机和验钞机
- 视频安保摄像机
- 办公自动化设备
- 工厂自动化和机器人

3 说明

DRV8886 是一款适用于工业和消费类终端设备的 步进电机驱动器。该器件与两个 N 沟道功率金属氧化物半导体场效应晶体管 (MOSFET) H 桥驱动器、一个微步进分度器以及集成电流检测功能完全集成。DRV8886 能够驱动高达 2A 的满量程电流或 1.4A rms 输出电流 (电压为 24V 且 $T_A = 25^\circ\text{C}$, 取决于印刷电路板 (PCB) 设计)。

DRV8886 采用内部电流检测架构, 无需使用两个外部功率感测电阻, 从而缩小 PCB 面积并削减系统成本。DRV8886 使用内部固定关断时间 PWM 电流调节方案, 可在慢速和混合衰减选项之间进行调节。

简易 STEP/DIR 接口允许外部控制器管理步进电机的方向和步进速率。该器件可以配置为不同步进模式, 范围涵盖整步至 1/16 微步。凭借专用 nSLEEP 引脚, 该器件可提供一种低功耗休眠模式, 从而实现超低静态待机电流。


该器件的保护功能包括: 电源欠压、电荷泵故障、过流、短路以及过热保护。故障状态通过 nFAULT 引脚指示。

器件信息 (1)

器件型号	封装	封装尺寸 (标称值)
DRV8886	HTSSOP (24)	7.80mm × 4.40mm
	WQFN ⁽²⁾ (28)	5.50mm × 3.5mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

(2) 仅供预览。



Copyright © 2017, Texas Instruments Incorporated



目录

1	特性	1	7.4	Device Functional Modes	27
2	应用	1	8	Application and Implementation	28
3	说明	1	8.1	Application Information	28
4	修订历史记录	2	8.2	Typical Application	28
5	Pin Configuration and Functions	3	9	Power Supply Recommendations	31
6	Specifications	4	9.1	Bulk Capacitance	31
6.1	Absolute Maximum Ratings	4	10	Layout	32
6.2	ESD Ratings	4	10.1	Layout Guidelines	32
6.3	Recommended Operating Conditions	5	10.2	Layout Example	32
6.4	Thermal Information	5	11	器件和文档支持	33
6.5	Electrical Characteristics	6	11.1	文档支持	33
6.6	Indexer Timing Requirements	8	11.2	接收文档更新通知	33
6.7	Typical Characteristics	9	11.3	社区资源	33
7	Detailed Description	11	11.4	商标	33
7.1	Overview	11	11.5	静电放电警告	33
7.2	Functional Block Diagram	12	11.6	术语表	33
7.3	Feature Description	13	12	机械、封装和可订购信息	33


4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。


Changes from Original (January 2017) to Revision A	Page
• 已添加 WQFN 封装选项	1
• 已更改 the units of the High-Side and Low-Side $R_{DS(ON)}$ axis labels from $m\Omega$ to Ω in the high-side and low-side $R_{DS(ON)}$ over VM and over temperature graphs	9

5 Pin Configuration and Functions

PWP PowerPAD™ Package
24-Pin HTSSOP
Top View



RHR Package
28-Pin WQFN With Exposed Thermal Pad
Top View



Pin Functions

NAME	PIN NO.		TYPE ⁽¹⁾	DESCRIPTION
	HTSSOP	WQFN		
AOUT1	5	3	O	Winding A output. Connect to stepper motor winding.
AOUT2	7	5		
AVDD	13	12	PWR	Internal regulator. Bypass to GND with a X5R or X7R, 0.47- μ F, 6.3-V ceramic capacitor.
BOUT1	10	8	O	Winding B output. Connect to stepper motor winding.
BOUT2	8	6		
CPH	2	28	PWR	Charge pump switching node. Connect a X5R or X7R, 0.022- μ F, VM-rated ceramic capacitor from CPH to CPL.
CPL	1	27		
DECAY	24	25	I	Decay-mode setting. Sets the decay mode (see the Decay Modes section). Decay mode can be adjusted during operation.
DIR	20	21	I	Direction input. Logic level sets the direction of stepping; internal pull-down resistor.
DVDD	14	13	PWR	Internal regulator. Bypass to GND with a X5R or X7R, 0.47- μ F, 6.3-V ceramic capacitor.
ENABLE	18	19	I	Enable driver input. Logic high to enable device outputs; logic low to disable; internal pull-down resistor.
GND	12	10	PWR	Device ground. Connect to system ground.
M0	21	22	I	Microstepping mode-setting. Sets the step mode; tri-level pins; sets the step mode; internal pull-down resistor.
M1	22	23		
NC	—	11	—	No connect. No internal connection
		14		
		15		
		26		
PGND	6	4	PWR	Power ground. Connect to system ground.
	9	7		
RREF	16	17	I	Current-limit analog input. Connect a resistor to ground to set full-scale regulation current.

(1) I = input, O = output, PWR = power, OD = open-drain

Pin Functions (continued)

NAME	PIN NO.		TYPE ⁽¹⁾	DESCRIPTION
	HTSSOP	WQFN		
	STEP	19		
TRQ	23	24	I	Current-scaling control. Scales the output current; tri-level pin.
VCP	3	1	PWR	Charge pump output. Connect a X5R or X7R, 0.22- μ F, 16-V ceramic capacitor to VM.
VM	4	2	PWR	Power supply. Connect to motor supply voltage and bypass to GND with two 0.01- μ F ceramic capacitors (one for each pin) plus a bulk capacitor rated for VM.
	11	9		
nFAULT	15	16	OD	Fault indication. Pulled logic low with fault condition; open-drain output requires an external pullup resistor.
nSLEEP	17	18	I	Sleep mode input. Logic high to enable device; logic low to enter low-power sleep mode; internal pulldown resistor.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Power supply voltage (VM)	-0.3	40	V
Power supply voltage ramp rate (VM)	0	2	V/ μ s
Charge pump voltage (VCP, CPH)	-0.3	VM + 7	V
Charge pump negative switching pin (CPL)	-0.3	VM	V
Internal regulator voltage (DVDD)	-0.3	3.8	V
Internal regulator current output (DVDD)	0	1	mA
Internal regulator voltage (AVDD)	-0.3	5.7	V
Control pin voltage (STEP, DIR, ENABLE, nFAULT, M0, M1, DECAY, TRQ, nSLEEP)	-0.3	5.7	V
Open drain output current (nFAULT)	0	10	mA
Current limit input pin voltage (RREF)	-0.3	6.0	V
Continuous phase node pin voltage (AOUT1, AOUT2, BOUT1, BOUT2)	-1.0	VM + 1.0	V
Transient 100 ns phase node pin voltage (AOUT1, AOUT2, BOUT1, BOUT2)	-3.0	VM + 3.0	V
Peak drive current (AOUT1, AOUT2, BOUT1, BOUT2)	0	3	A
Operating junction temperature, T _J	-40	150	°C
Storage temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{VM}	Power supply voltage (VM)	8	37	V
V_I	Input voltage (DECAY, DIR, ENABLE, M0, M1, nSLEEP, STEP, TRQ)	0	5.3	V
f_{PWM}	Applied STEP signal (STEP)	0	100 ⁽¹⁾	kHz
I_{DVDD}	External load current (DVDD)	0	1 ⁽²⁾	mA
I_{FS}	Motor full-scale current (xOUTx)	0	2 ⁽²⁾	A
I_{rms}	Motor RMS current (xOUTx)	0	1.4 ⁽²⁾	A
T_A	Operating ambient temperature	-40	125	°C

(1) STEP input can operate up to 500 kHz, but system bandwidth is limited by the motor load

(2) Power dissipation and thermal limits must be observed

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	DRV8886		UNIT	
	PWP (HTSSOP)	RHR (WQFN)		
	24 PINS	28 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	33.8	33.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	18.0	23.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.7	12.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	7.8	12.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.3	3.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

6.5 Electrical Characteristics

 at $T_A = -40$ to 125°C , $V_{VM} = 8$ to 37 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLIES (VM, DVDD, AVDD)						
V _{VM}	VM operating voltage		8		37	V
I _{VM}	VM operating supply current	ENABLE = 1, nSLEEP = 1, No motor load		5	8	mA
I _{VMQ}	VM sleep mode supply current	nSLEEP = 0; T _A = 25°C			20	μA
		nSLEEP = 0; T _A = 125°C ⁽¹⁾			40	
t _{SLEEP}	Sleep time	nSLEEP = 0 to sleep-mode		50	200	μs
t _{WAKE}	Wake-up time	nSLEEP = 1 to output transition		0.85	1.5	ms
t _{ON}	Turn-on time	VM > UVLO to output transition		0.85	1.5	ms
V _{DVDD}	Internal regulator voltage	0- to 1-mA external load	2.9	3.3	3.6	V
V _{AVDD}	Internal regulator voltage	No external load	4.5	5	5.5	V
CHARGE PUMP (VCP, CPH, CPL)						
V _{VCP}	VCP operating voltage			VM + 5.5		V
LOGIC-LEVEL INPUTS (STEP, DIR, ENABLE, nSLEEP, M1)						
V _{IL}	Input logic-low voltage		0		0.8	V
V _{IH}	Input logic-high voltage		1.6		5.3	V
V _{HYS}	Input logic hysteresis			200		mV
I _{IL}	Input logic-low current	V _{IN} = 0 V	-1		1	μA
I _{IH}	Input logic-high current	V _{IN} = 5 V			100	μA
R _{PD}	Pulldown resistance	To GND		100		kΩ
t _{PD} ⁽¹⁾	Propagation delay	STEP to current change			1.2	μs
TRI-LEVEL INPUT (M0, TRQ)						
V _{IL}	Tri-level input logic low voltage		0		0.65	V
V _{IZ}	Tri-level input Hi-Z voltage		0.95	1.1	1.25	V
V _{IH}	Tri-level input logic high voltage		1.5		5.3	V
I _{IL}	Tri-level input logic low current	V _{IN} = 0 V	-90			μA
I _{IH}	Tri-level input logic high current	V _{IN} = 5 V			155	μA
R _{PD}	Tri-level pulldown resistance	V _{IN} = Hi-Z, to GND		65		kΩ
R _{PU}	Tri-level pullup resistance	V _{IN} = Hi-Z, to DVDD		130		kΩ
QUAD-LEVEL INPUT (DECAY)						
V _{I1}	Quad-level input voltage 1	Can set with 1% 5 kΩ to GND	0		0.14	V
V _{I2}	Quad-level input voltage 2	Can set with 1% 15 kΩ to GND	0.24		0.46	V
V _{I3}	Quad-level input voltage 3	Can set with 1% 44.2 kΩ to GND	0.71		1.24	V
V _{I4}	Quad-level input voltage 4	Can set with 1% 133 kΩ to GND	2.12		5.3	V
I _O	Output current	To GND	17	22	27.25	μA
CONTROL OUTPUTS (nFAULT)						
V _{OL}	Output logic-low voltage	I _O = 1 mA, R _{PULLUP} = 4.7 kΩ			0.5	V
I _{OH}	Output logic-high leakage	V _O = 5 V, R _{PULLUP} = 4.7 kΩ	-1		1	μA

(1) Specified by design and characterization data

Electrical Characteristics (continued)

at $T_A = -40$ to 125°C , $V_{VM} = 8$ to 37 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
MOTOR DRIVER OUTPUTS (AOUT1, AOUT2, BOUT1, BOUT2)						
$R_{DS(ON)}$	High-side FET on resistance	$V_M = 24$ V, $I = 1.4$ A, $T_A = 25^\circ\text{C}$		290	346	m Ω
$R_{DS(ON)}$	Low-side FET on resistance	$V_M = 24$ V, $I = 1.4$ A, $T_A = 25^\circ\text{C}$		260	320	m Ω
$t_{RISE}^{(1)}$	Output rise time			100		ns
$t_{FALL}^{(1)}$	Output fall time			100		ns
$t_{DEAD}^{(1)}$	Output dead time			200		ns
$V_d^{(1)}$	Body diode forward voltage	$I_{OUT} = 0.5$ A		0.7	1	V
PWM CURRENT CONTROL (RREF)						
A_{RREF}	RREF transimpedance gain		28.1	30	31.9	k Ω
V_{RREF}	RREF voltage	RREF = 18 to 132 k Ω	1.18	1.232	1.28	V
t_{OFF}	PWM off-time			20		μs
C_{RREF}	Equivalent capacitance on RREF				10	pF
t_{BLANK}	PWM blanking time	$I_{RREF} = 2.0$ A, 63% to 100% current setting		1.5		μs
		$I_{RREF} = 2.0$ A, 0% to 63% current setting		1		
ΔI_{TRIP}	Current trip accuracy	$I_{RREF} = 1.5$ A, 10% to 20% current setting, 1% reference resistor	-15%		15%	
		$I_{RREF} = 1.5$ A, 20% to 63% current setting, 1% reference resistor	-10%		10%	
		$I_{RREF} = 1.5$ A, 71% to 100% current setting, 1% reference resistor	-6.25%		6.25%	
PROTECTION CIRCUITS						
V_{UVLO}	VM UVLO	VM falling, UVLO report	7		7.8	V
		VM rising, UVLO recovery	7.2		8	
$V_{UVLO,HYS}$	Undervoltage hysteresis	Rising to falling threshold		200		mV
V_{CPUV}	Charge pump undervoltage	VCP falling; CPUV report		$V_M + 2$		V
I_{OCP}	Overcurrent protection trip level	Current through any FET	3			A
$t_{OCP}^{(1)}$	Overcurrent deglitch time		1.3	1.9	2.8	μs
t_{RETRY}	Overcurrent retry time		1		1.6	ms
$T_{TSD}^{(1)}$	Thermal shutdown temperature	Die temperature T_J	150			$^\circ\text{C}$
$T_{HYS}^{(1)}$	Thermal shutdown hysteresis	Die temperature T_J		20		$^\circ\text{C}$

6.6 Indexer Timing Requirements

at $T_A = -40$ to 125°C , $V_{VM} = 8$ to 37 V (unless otherwise noted)

NO.			MIN	MAX	UNIT
1	$f_{\text{STEP}}^{(1)}$	Step frequency		500	kHz
2	$t_{\text{WH}}(\text{STEP})$	Pulse duration, STEP high	970		ns
3	$t_{\text{WL}}(\text{STEP})$	Pulse duration, STEP low	970		ns
4	$t_{\text{SU}}(\text{DIR}, \text{Mx})$	Setup time, DIR or USMx to STEP rising	200		ns
5	$t_{\text{H}}(\text{DIR}, \text{Mx})$	Hold time, DIR or USMx to STEP rising	200		ns

(1) STEP input can operate up to 500 kHz, but system bandwidth is limited by the motor load.




图 1. Timing Diagram

6.7 Typical Characteristics

Over recommended operating conditions (unless otherwise noted)




图 2. Supply Current over VM




图 3. Supply Current over Temperature




图 4. Sleep Current over VM




图 5. Sleep Current over Temperature




图 6. High-Side $R_{DS(ON)}$ over VM





图 7. High-Side $R_{DS(ON)}$ over Temperature

Typical Characteristics (接下页)

Over recommended operating conditions (unless otherwise noted)



7 Detailed Description

7.1 Overview

The DRV8886 device is an integrated motor-driver solution for bipolar stepper motors. The device integrates two N-channel power MOSFET H-bridges, integrated current sense and regulation circuitry, and a microstepping indexer. The DRV8886 device can be powered with a supply voltage from 8 to 37 V and is capable of providing an output current up to 3-A peak, 2-A full-scale, or 1.4-A root mean square (rms). The actual full-scale and rms current depends on the ambient temperature, supply voltage, and PCB thermal capability.

The DRV8886 device uses an integrated current-sense architecture which eliminates the need for two external power sense resistors. This architecture removes the power dissipated in the sense resistors by using a current mirror approach and using the internal power MOSFETs for current sensing. The current regulation set point is adjusted with a standard low-power resistor connected to the RREF pin. This feature reduces external component cost, board PCB size, and system power consumption.

A simple STEP/DIR interface allows for an external controller to manage the direction and step rate of the stepper motor. The internal indexer can execute high-accuracy microstepping without requiring the external controller to manage the winding current level. The indexer is capable of full step, half step, and 1/4, 1/8, 1/16 microstepping. In addition to a standard half stepping mode, a non-circular half stepping mode is available for increased torque output at higher motor RPM.


The current regulation is configurable between several decay modes. The decay mode can be selected as a fixed slow, slow-mixed, or mixed decay current regulation scheme. The slow-mixed decay mode uses slow decay on increasing steps and mixed decay on decreasing steps.

An adaptive blanking time feature automatically scales the minimum drive time with output current level. This feature helps alleviate zero-crossing distortion by limiting the drive time at low-current steps.

A torque DAC feature allows the controller to scale the output current without needing to scale the RREF reference resistor. The torque DAC is accessed using a digital input pin which allows the controller to save system power by decreasing the motor current consumption when high output torque is not required.

A low-power sleep mode is included which allows the system to save power when not actively driving the motor.

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

表 1 lists the recommended external components for the DRV8886 device.

表 1. DRV8886 External Components

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C _{VM1}	VM	GND	Two X5R or X7R, 0.01-μF, VM-rated ceramic capacitors
C _{VM2}	VM	GND	Bulk, VM-rated capacitor
C _{VCP}	VCP	VM	X5R or X7R, 0.22-μF, 16-V ceramic capacitor
C _{SW}	CPH	CPL	X5R or X7R, 0.022-μF, VM-rated ceramic capacitor
C _{AVDD}	AVDD	GND	X5R or X7R, 0.47-μF, 6.3-V ceramic capacitor
C _{DVDD}	DVDD	GND	X5R or X7R, 0.47-μF, 6.3-V ceramic capacitor
R _{nFAULT}	VCC ⁽¹⁾	nFAULT	>4.7-kΩ resistor
R _{REF}	RREF	GND	Resistor to limit chopping current must be installed. See the Typical Application section for value selection.

(1) VCC is not a pin on the DRV8886 device, but a VCC supply voltage pullup is required for open-drain output nFAULT; nFAULT may be pulled up to DVDD

7.3.1 Stepper Motor Driver Current Ratings

Stepper motor drivers can be classified using three different numbers to describe the output current: peak, rms, and full-scale.

7.3.1.1 Peak Current Rating

The peak current in a stepper driver is limited by the overcurrent protection trip threshold, I_{OCP}. The peak current describes any transient duration current pulse, for example when charging capacitance, when the overall duty cycle is very low. In general the minimum value of I_{OCP} specifies the peak current rating of the stepper motor driver. For the DRV8886 device, the peak current rating is 3 A per bridge.

7.3.1.2 rms Current Rating

The rms (average) current is determined by the thermal considerations of the device. The rms current is calculated based on the R_{DS(ON)}, rise and fall time, PWM frequency, device quiescent current, and package thermal performance in a typical system at 25°C. The actual operating rms current may be higher or lower depending on heatsinking and ambient temperature. For the DRV8886 device, the rms current rating is 1.4 A per bridge.

7.3.1.3 Full-Scale Current Rating

The full-scale current describes the top of the sinusoid current waveform while microstepping. Because the sinusoid amplitude is related to the rms current, the full-scale current is also determined by the thermal considerations of the device. The full-scale current rating is approximately $\sqrt{2} \times I_{RMS}$. The full-scale current is set by the RREF pin and the torque DAC when configuring the DRV8886 device, for details see the [Current Regulation](#) section. For the DRV8886 device, the full-scale current rating is 2 A per bridge.




图 12. Full-Scale and rms Current

7.3.2 PWM Motor Drivers

The DRV8886 device has drivers for two full H-bridges to drive the two windings of a bipolar stepper motor. [图 13](#) shows a block diagram of the circuitry.




图 13. PWM Motor Driver Block Diagram

7.3.3 Microstepping Indexer

Built-in indexer logic in the DRV8886 device allows a number of different step modes. The M1 and M0 pins are used to configure the step mode as shown in [表 2](#).

表 2. Microstepping Settings

M1	M0	STEP MODE
0	0	Full step (2-phase excitation) with 71% current
0	1	1/16 step
1	0	1/2 step
1	1	1/4 step
0	Z	1/8 step
1	Z	Non-circular 1/2 step

[表 3](#) shows the relative current and step directions for full-step through 1/16-step operation. The AOUT current is the sine of the electrical angle and the BOUT current is the cosine of the electrical angle. Positive current is defined as current flowing from the xOUT1 pin to the xOUT2 pin while driving.

At each rising edge of the STEP input the indexer travels to the next state in the table. The direction is shown with the DIR pin logic high. If the DIR pin is logic low, the sequence is reversed.

On power-up or when exiting sleep mode, keep the STEP pin logic low, otherwise the indexer advances one step.

注

If the step mode is changed from full, 1/2, 1/4, 1/8, or 1/16 to full, 1/2, 1/4, 1/8, or 1/16 while stepping, the indexer advances to the next valid state for the new step mode setting at the rising edge of STEP. If the step mode is changed from or to noncircular 1/2 step the indexer goes immediately to the valid state for that mode.

The home state is an electrical angle of 45°. This state is entered after power-up, after exiting logic undervoltage lockout, or after exiting sleep mode. 表 3 lists the home state in red.

表 3. Microstepping Relative Current Per Step (DIR = 1)

FULL STEP	1/2 STEP	1/4 STEP	1/8 STEP	1/16 STEP	ELECTRICAL ANGLE (DEGREES)	AOUT CURRENT (% FULL-SCALE)	BOUT CURRENT (% FULL-SCALE)
	1	1	1	1	0.000°	0%	100%
				2	5.625°	10%	100%
			2	3	11.250°	20%	98%
				4	16.875°	29%	96%
		2	3	5	22.500°	38%	92%
				6	28.125°	47%	88%
			4	7	33.750°	56%	83%
				8	39.375°	63%	77%
1	2	3	5	9	45.000°	71%	71%
				10	50.625°	77%	63%
			6	11	56.250°	83%	56%
				12	61.875°	88%	47%
		4	7	13	67.500°	92%	38%
				14	73.125°	96%	29%
			8	15	78.750°	98%	20%
				16	84.375°	100%	10%
	3	5	9	17	90.000°	100%	0%
				18	95.625°	100%	-10%
			10	19	101.250°	98%	-20%
				20	106.875°	96%	-29%
		6	11	21	112.500°	92%	-38%
				22	118.125°	88%	-47%
			12	23	123.750°	83%	-56%
				24	129.375°	77%	-63%
2	4	7	13	25	135.000°	71%	-71%
				26	140.625°	63%	-77%
			14	27	146.250°	56%	-83%
				28	151.875°	47%	-88%
		8	15	29	157.500°	38%	-92%
				30	163.125°	29%	-96%
			16	31	168.750°	20%	-98%
				32	174.375°	10%	-100%
	5	9	17	33	180.000°	0%	-100%
				34	185.625°	-10%	-100%
			18	35	191.250°	-20%	-98%
				36	196.875°	-29%	-96%
		10	19	37	202.500°	-38%	-92%
				38	208.125°	-47%	-88%

表 3. Microstepping Relative Current Per Step (DIR = 1) (接下页)

FULL STEP	1/2 STEP	1/4 STEP	1/8 STEP	1/16 STEP	ELECTRICAL ANGLE (DEGREES)	AOUT CURRENT (% FULL-SCALE)	BOUT CURRENT (% FULL-SCALE)
			20	39	213.750°	-56%	-83%
				40	219.375°	-63%	-77%
3	6	11	21	41	225.000°	-71%	-71%
				42	230.625°	-77%	-63%
			22	43	236.250°	-83%	-56%
				44	241.875°	-88%	-47%
		12	23	45	247.500°	-92%	-38%
				46	253.125°	-96%	-29%
			24	47	258.750°	-98%	-20%
				48	264.375°	-100%	-10%
	7	13	25	49	270.000°	-100%	0%
				50	275.625°	-100%	10%
			26	51	281.250°	-98%	20%
				52	286.875°	-96%	29%
		14	27	53	292.500°	-92%	38%
				54	298.125°	-88%	47%
			28	55	303.750°	-83%	56%
				56	309.375°	-77%	63%
4	8	15	29	57	315.000°	-71%	71%
				58	320.625°	-63%	77%
			30	59	326.250°	-56%	83%
				60	331.875°	-47%	88%
		16	31	61	337.500°	-38%	92%
				62	343.125°	-29%	96%
			32	63	348.750°	-20%	98%
				64	354.375°	-10%	100%
	1	1	1	1	360.000°	0%	100%

表 4 shows the noncircular 1/2-step operation. This stepping mode consumes more power than circular 1/2-step operation, but provides a higher torque at high motor rpm.

表 4. Non-Circular 1/2-Stepping Current

NON-CIRCULAR 1/2-STEP	AOUT CURRENT (% FULL-SCALE)	BOUT CURRENT (% FULL-SCALE)	ELECTRICAL ANGLE (DEGREES)
1	0	100	0
2	100	100	45
3	100	0	90
4	100	-100	135
5	0	-100	180
6	-100	-100	225
7	-100	0	270
8	-100	100	315

7.3.4 Current Regulation

The current through the motor windings is regulated by an adjustable, fixed-off-time PWM current-regulation circuit. When an H-bridge is enabled, current rises through the winding at a rate dependent on the supply voltage, inductance of the winding, and the magnitude of the back EMF present. When the current hits the current regulation threshold, the bridge enters a decay mode for a fixed 20 μs, period of time to decrease the current. After the off time expires, the bridge is re-enabled, starting another PWM cycle.




图 14. Current Chopping Waveform

The PWM regulation current is set by a comparator which monitors the voltage across the current sense MOSFETs in parallel with the low-side power MOSFETs. The current sense MOSFETs are biased with a reference current that is the output of a current-mode sine-weighted DAC whose full-scale reference current is set by the current through the RREF pin. An external resistor is placed from the RREF pin to GND to set the reference current. In addition, the TRQ pin can further scale the reference current.

Use 公式 1 to calculate the full-scale regulation current.

$$I_{FS} (A) = \frac{A_{RREF} (kA\Omega)}{RREF (k\Omega)} \times TRQ (\%) = \frac{30 (kA\Omega)}{RREF (k\Omega)} \times TRQ (\%) \quad (1)$$

For example, if a 30-kΩ resistor is connected to the RREF pin, the full-scale regulation current is 1 A (TRQ at 100%).

The TRQ pin is the input to a DAC used to scale the output current. 表 5 lists the current scalar value for different inputs.

表 5. Torque DAC Settings

TRQ	CURRENT SCALAR (TRQ)
0	100%
Z	75%
1	50%

7.3.5 Controlling RREF With an MCU DAC

In some cases, the full-scale output current may need to be changed between many different values, depending on motor speed and loading. The reference current of the RREF pin can be adjusted in the system by tying the RREF resistor to a DAC output instead of GND.

In this mode of operation, as the DAC voltage increases, the reference current decreases and therefore the full-scale regulation current decreases as well. For proper operation, the output of the DAC should not rise above V_{RREF} .




图 15. Controlling RREF With a DAC Resource

Use 公式 2 to calculate the full-scale regulation current as controlled by a controller DAC.

$$I_{FS} (A) = \frac{A_{RREF} (k\Omega) \times [V_{RREF} (V) - V_{DAC} (V)]}{V_{RREF} (V) \times R_{REF} (k\Omega)} \times TRQ (\%) \tag{2}$$

For example, if a 20-kΩ resistor is connected from the RREF pin to the DAC, and the DAC outputs 0.74 V, the chopping current is 600 mA (TRQ at 100%)

The RREF pin can also be adjusted using a PWM signal and low-pass filter.




图 16. Controlling RREF With a PWM Resource

7.3.6 Decay Modes

The DRV8886 decay mode is selected by setting the quad-level DECAY pin to the voltage range listed in 表 6. The decay mode setting can be modified during device operation.

表 6. Decay Mode Settings

DECAY	INCREASING STEPS	DECREASING STEPS
100 mV Can be tied to ground	Slow decay	Mixed decay: 30% fast
300 mV, 15 kΩ to GND	Mixed decay: 30% fast	Mixed decay: 30% fast
1 V, 45 kΩ to GND	Mixed decay: 60% fast	Mixed decay: 60% fast
2.9 V Can be tied to DVDD	Slow decay	Slow decay

图 17 defines increasing and decreasing current. For the slow-mixed decay mode, the decay mode is set as slow during increasing current steps and mixed decay during decreasing current steps. In full step mode the decreasing steps decay mode is always used. In noncircular 1/2-step mode the increasing step decay mode is used after a level transition (0% to 100% and 0% to -100%). When the level transition is to a similar level (100% to 100% and -100% to -100%), the decreasing step decay mode is used.





图 17. Definition of Increasing and Decreasing Steps

7.3.6.1 Mode 1: Slow Decay for Increasing Current, Mixed Decay for Decreasing Current

图 18. Slow-Mixed Decay Mode

Mixed decay begins as fast decay for a time, followed by slow decay for the remainder of the t_{OFF} time. In this mode, mixed decay only occurs during decreasing current. Slow decay is used for increasing current.

This mode exhibits the same current ripple as slow decay for increasing current because for increasing current, only slow decay is used. For decreasing current, the ripple is larger than slow decay, but smaller than fast decay. On decreasing current steps, mixed decay will settle to the new I_{TRIP} level faster than slow decay.

7.3.6.2 Mode 2: Mixed Decay for Increasing and Decreasing Current




图 19. Mixed-Mixed Decay Mode

Mixed decay begins as fast decay for a time, followed by slow decay for the remainder of t_{OFF} . In this mode, mixed decay occurs for both increasing and decreasing current steps.

This mode exhibits ripple larger than slow decay, but smaller than fast decay. On decreasing current steps, mixed decay settles to the new I_{TRIP} level faster than slow decay.

In cases where current is held for a long time (no input in the STEP pin) or at very low stepping speeds, slow decay may not properly regulate current because no back-EMF is present across the motor windings. In this state, motor current can rise very quickly, and requires an excessively large off-time. Increasing or decreasing mixed decay mode allows the current level to stay in regulation when no back-EMF is present across the motor windings.

7.3.6.3 Mode 3: Slow Decay for Increasing and Decreasing Current




图 20. Slow-Slow Decay Mode

During slow decay, both of the low-side MOSFETs of the H-bridge are turned on, allowing the current to be recirculated.

Slow decay exhibits the least current ripple of the decay modes for a given t_{OFF} . However, on decreasing current steps, slow decay takes a long time to settle to the new I_{TRIP} level because the current decreases very slowly.

7.3.7 Blanking Time

After the current is enabled in an H-bridge, the current sense comparator is ignored for a period of time (t_{BLANK}) before enabling the current-sense circuitry. The blanking time also sets the minimum drive time of the PWM. 表 7 shows the blanking time based on the sine table index and the torque DAC setting. The torque DAC index is not the same as one step as given in 表 3.

表 7. Adaptive Blanking Time over Torque DAC and Microsteps

$t_{\text{blank}} = 1.5 \mu\text{s}$	$t_{\text{blank}} = 1 \mu\text{s}$
--------------------------------------	------------------------------------

SINE INDEX	TORQUE DAC (TRQ)		
	100%	75%	50%
16	100%	75%	50%
15	98%	73.5	49%
14	96%	72%	48%
13	92%	69%	46%
12	88%	66%	44%
11	83%	62.3%	41.5%
10	77%	57.8%	38.5%
9	71%	53.3%	35.5%
8	63%	47.3%	31.5%
7	56%	42%	28%
6	47%	35.3	23.5%
5	38%	28.5	19%
4	29%	21.8%	14.5%
3	20%	15%	10%
2	10%	7.5%	5%
1	0%	0%	0%

7.3.8 Charge Pump

A charge pump is integrated to supply a high-side N-channel MOSFET gate-drive voltage. The charge pump requires a capacitor between the VM and VCP pins to act as the storage capacitor. Additionally a ceramic capacitor is required between the CPH and CPL pins to act as the flying capacitor.




图 21. Charge Pump Block Diagram

7.3.9 Linear Voltage Regulators

An linear voltage regulator is integrated into the DRV8886 device. The DVDD regulator can be used to provide a reference voltage. For proper operation, bypass the DVDD pin to GND using a ceramic capacitor.

The DVDD output is nominally 3.3 V. When the DVDD LDO current load exceeds 1 mA, the output voltage drops significantly.

The AVDD pin also requires a bypass capacitor to GND. This LDO is for DRV8886 internal use only.




图 22. Linear Voltage Regulator Block Diagram

If a digital input must be tied permanently high (that is, Mx, DECAY or TRQ), tying the input to the DVDD pin instead of an external regulator is preferred. This method saves power when the VM pin is not applied or in sleep mode: the DVDD regulator is disabled and current does not flow through the input pulldown resistors. For reference, logic level inputs have a typical pulldown of 100 kΩ, and tri-level inputs have a typical pulldown of 60 kΩ.

7.3.10 Logic and Multi-Level Pin Diagrams

图 23 shows the input structure for the logic-level pins STEP, DIR, ENABLE, nSLEEP, and M1.






图 23. Logic-Level Input Pin Diagram

The tri-level logic pins, M0 and TRQ, have the structure shown in 图 24.


图 24. Tri-Level Input Pin Diagram

The quad-level logic pin, DECAY, has the structure shown in 图 25.


图 25. Quad-Level Input Pin Diagram

7.3.11 Protection Circuits

The DRV8886 device is fully protected against supply undervoltage, charge pump undervoltage, output overcurrent, and device overtemperature events.

7.3.11.1 VM Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pin falls below the VM undervoltage-lockout threshold voltage (V_{UVLO}), all MOSFETs in the H-bridge are disabled, the charge pump is disabled, the logic is reset, and the nFAULT pin is driven low. Operation resumes when the VM voltage rises above the V_{UVLO} threshold. The nFAULT pin is released after operation resumes. Decreasing the VM voltage below this undervoltage threshold resets the indexer position.

7.3.11.2 VCP Undervoltage Lockout (CPUV)

If at any time the voltage on the VCP pin falls below the charge-pump undervoltage-lockout threshold voltage (V_{CPUV}), all MOSFETs in the H-bridge are disabled and the nFAULT pin is driven low. Operation resumes when the VCP voltage rises above the V_{CPUV} threshold. The nFAULT pin is released after operation resumes.

7.3.11.3 Overcurrent Protection (OCP)

An analog current-limit circuit on each MOSFET limits the current through the MOSFET by removing the gate drive. If this analog current limit persists for longer than t_{OCP} , all MOSFETs in the H-bridge are disabled and the nFAULT pin is driven low.

The driver is re-enabled after the OCP retry period (t_{RETRY}) has passed. The nFAULT pin becomes high again at after the retry time. If the fault condition is still present, the cycle repeats. If the fault is no longer present, normal operation resumes and nFAULT remains deasserted.

7.3.11.4 Thermal Shutdown (TSD)

If the die temperature exceeds T_{TSD} level, all MOSFETs in the H-bridge are disabled and the nFAULT pin is driven low. When the die temperature falls below the T_{TSD} level, operation automatically resumes. The nFAULT pin is released after operation resumes.

表 8. Fault Condition Summary

FAULT	CONDITION	ERROR REPORT	H-BRIDGE	CHARGE PUMP	INDEXER	DVDD	AVDD	RECOVERY
VM undervoltage (UVLO)	$VM < V_{UVLO}$ (max 7.8 V)	nFAULT	Disabled	Disabled	Disabled	Operating	Disabled	$VM > V_{UVLO}$ (max 8 V)
VCP undervoltage (CPUV)	$VCP < V_{CPUV}$ (typ VM + 2 V)	nFAULT	Disabled	Operating	Operating	Operating	Operating	$VCP > V_{CPUV}$ (typ VM + 2.7 V)
Overcurrent (OCP)	$I_{OUT} > I_{OCP}$ (min 3 A)	nFAULT	Disabled	Operating	Operating	Operating	Operating	t_{RETRY}
Thermal shutdown (TSD)	$T_J > T_{TSD}$ (min 150°C)	nFAULT	Disabled	Operating	Operating	Operating	Operating	$T_J < T_{TSD} - T_{HYS}$ (T_{HYS} typ 20°C)

7.4 Device Functional Modes

The DRV8886 device is active unless the nSLEEP pin is brought logic low. In sleep mode the charge pump is disabled, the H-bridge MOSFETs are disabled Hi-Z, and the regulators are disabled.

注

The t_{SLEEP} time must elapse after a falling edge on the nSLEEP pin before the device is in sleep mode. The DRV8886 device is brought out of sleep mode automatically if nSLEEP is brought logic high.

The t_{WAKE} time must elapse before the outputs change state after wake-up.

TI recommends to keep the STEP pin logic low when coming out of nSLEEP or when applying power.

If the ENABLE pin is brought logic low, the H-bridge outputs are disabled, but the internal logic is still active. A rising edge on STEP advances the indexer, but the outputs do not change state until the ENABLE pin is asserted.

表 9 lists a summary of the functional modes.

表 9. Functional Modes Summary

CONDITION		H-BRIDGE	CHARGE PUMP	INDEXER	DVDD	AVDD
Operating	$8\text{ V} < VM < 40\text{ V}$ nSLEEP pin = 1 ENABLE pin = 1	Operating	Operating	Operating	Operating	Operating
Disabled	$8\text{ V} < VM < 40\text{ V}$ nSLEEP pin = 1 ENABLE pin = 0	Disabled	Operating	Operating	Operating	Operating
Sleep mode	$8\text{ V} < VM < 40\text{ V}$ nSLEEP pin = 0	Disabled	Disabled	Disabled	Disabled	Disabled
Fault encountered	VM undervoltage (UVLO)	Disabled	Disabled	Disabled	Operating	Disabled
	VCP undervoltage (CPUV)	Disabled	Operating	Operating	Operating	Operating
	Overcurrent (OCP)	Disabled	Operating	Operating	Operating	Operating
	Thermal Shutdown (TSD)	Disabled	Operating	Operating	Operating	Operating

8 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DRV8886 device is used in bipolar stepper control.

8.2 Typical Application

The following design procedure can be used to configure the DRV8886 device.



Copyright © 2017, Texas Instruments Incorporated

图 26. Typical Application Schematic

8.2.1 Design Requirements

表 10 lists the design input parameters for system design.

表 10. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply voltage	VM	24 V
Motor winding resistance	R_L	2.6 Ω /phase
Motor winding inductance	L_L	1.4 mH/phase
Motor full step angle	θ_{step}	1.8°/step
Target microstepping level	n_m	1/8 step
Target motor speed	v	120 rpm
Target full-scale current	I_{FS}	2 A

8.2.2 Detailed Design Procedure

8.2.2.1 Stepper Motor Speed

The first step in configuring the DRV8886 device requires the desired motor speed and microstepping level. If the target application requires a constant speed, then a square wave with frequency f_{step} must be applied to the STEP pin.

If the target motor speed is too high, the motor does not spin. Make sure that the motor can support the target speed.

Use 公式 3 to calculate f_{step} for a desired motor speed (v), microstepping level (n_m), and motor full step angle (θ_{step}).

$$f_{\text{step}} \text{ (steps / s)} = \frac{v \text{ (rpm)} \times 360 \text{ (}^\circ \text{ / rot)}}{\theta_{\text{step}} \text{ (}^\circ \text{ / step)} \times n_m \text{ (steps / microstep)} \times 60 \text{ (s / min)}} \quad (3)$$

The value of θ_{step} can be found in the stepper motor data sheet, or written on the motor.

For the DRV8886 device, the microstepping level is set by the Mx pins and can be any of the settings listed in 表 11. Higher microstepping results in smoother motor motion and less audible noise, but increases switching losses and requires a higher f_{step} to achieve the same motor speed.

表 11. Microstepping Indexer Settings

M1	M0	STEP MODE
0	0	Full step (2-phase excitation) with 71% current
0	1	1/16 step
1	0	1/2 step
1	1	1/4 step
0	Z	1/8 step
1	Z	Non-circular 1/2 step

For example, the motor is 1.8°/step for a target of 120 rpm at 1/8 microstep mode.

$$f_{\text{step}} \text{ (steps / s)} = \frac{120 \text{ rpm} \times 360^\circ \text{ / rot}}{1.8^\circ \text{ / step} \times 1/8 \text{ steps / microstep} \times 60 \text{ s / min}} = 3.2 \text{ kHz} \quad (4)$$

8.2.2.2 Current Regulation

In a stepper motor, the full-scale current (I_{FS}) is the maximum current driven through either winding. This quantity depends on the RREF resistor and the TRQ setting. During stepping, I_{FS} defines the current chopping threshold (I_{TRIP}) for the maximum current step.

$$I_{\text{FS}} \text{ (A)} = \frac{A_{\text{RREF}} \text{ (k}\Omega\text{)}}{R_{\text{REF}} \text{ (k}\Omega\text{)}} = \frac{30 \text{ (k}\Omega\text{)} \times \text{TRQ}\%}{R_{\text{REF}} \text{ (k}\Omega\text{)}} \quad (5)$$

注

The I_{FS} current must also follow 公式 6 to avoid saturating the motor. VM is the motor supply voltage, and R_L is the motor winding resistance.

$$I_{\text{FS}} \text{ (A)} < \frac{VM \text{ (V)}}{R_L \text{ (}\Omega\text{)} + 2 \times R_{\text{DS(ON)}} \text{ (}\Omega\text{)}} \quad (6)$$

8.2.2.3 Decay Modes

The DRV8886 device supports three different decay modes: slow decay, slow-mixed decay, and all mixed decay. The current through the motor windings is regulated using an adjustable fixed-time-off scheme which means that after any drive phase, when a motor winding current has hit the current chopping threshold (I_{TRIP}), the DRV8886 places the winding in one of the three decay modes for t_{OFF} . After t_{OFF} , a new drive phase starts.

The blanking time, t_{BLANK} , defines the minimum drive time for the PWM current chopping. I_{TRIP} is ignored during t_{BLANK} , so the winding current may overshoot the trip level.

8.2.3 Application Curves




图 27. 1/8 Microstepping With Slow-Slow Decay; Loss of Current Regulation on Falling Steps




图 28. 1/8 Microstepping With Slow-Mixed Decay




图 29. 1/8 Microstepping With Mixed30-Mixed30 Decay




图 30. 1/8 Microstepping With Mixed60-Mixed60 Decay

9 Power Supply Recommendations

The DRV8886 device is designed to operate from an input voltage supply (VM) range from 8 V to 37 V. A 0.01- μ F ceramic capacitor rated for VM must be placed at each VM pin as close to the DRV8886 device as possible. In addition, a bulk capacitor must be included on VM.

9.1 Bulk Capacitance

Having appropriate local bulk capacitance is an important factor in motor drive system design. It is generally beneficial to have more bulk capacitance, while the disadvantages are increased cost and physical size.

The amount of local capacitance needed depends on a variety of factors, including:

- The highest current required by the motor system
- The power supply's capacitance and ability to source current
- The amount of parasitic inductance between the power supply and motor system
- The acceptable voltage ripple
- The type of motor used (brushed DC, brushless DC, stepper)
- The motor braking method

The inductance between the power supply and motor drive system will limit the rate current can change from the power supply. If the local bulk capacitance is too small, the system will respond to excessive current demands or dumps from the motor with a change in voltage. When adequate bulk capacitance is used, the motor voltage remains stable and high current can be quickly supplied.

The data sheet generally provides a recommended value, but system-level testing is required to determine the appropriate sized bulk capacitor.

The voltage rating for bulk capacitors should be higher than the operating voltage, to provide margin for cases when the motor transfers energy to the supply.




图 31. Example Setup of Motor Drive System With External Power Supply

10 Layout

10.1 Layout Guidelines

The VM pin should be bypassed to GND using a low-ESR ceramic bypass capacitor with a recommended value of 0.01 μF rated for VM. This capacitor should be placed as close to the VM pin as possible with a thick trace or ground plane connection to the device GND pin.

The VM pin must be bypassed to ground using a bulk capacitor rated for VM. This component can be an electrolytic capacitor.

A low-ESR ceramic capacitor must be placed between the CPL and CPH pins. A value of 0.022 μF rated for VM is recommended. Place this component as close to the pins as possible.

A low-ESR ceramic capacitor must be placed between the VM and VCP pins. A value of 0.22 μF rated for 16 V is recommended. Place this component as close to the pins as possible.

Bypass the AVDD and DVDD pins to ground with a low-ESR ceramic capacitor rated 6.3 V. Place this bypass capacitor as close to the pin as possible.

10.2 Layout Example




图 32. Layout Recommendation

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

请参阅如下相关文档：

- 德州仪器 (TI), 《[计算电机驱动器的功耗](#)》应用报告
- 德州仪器 (TI), 《[电流再循环和衰减模式](#)》应用报告
- 德州仪器 (TI), 《[DRV8886 评估模块用户指南](#)》
- 德州仪器 (TI), 《[使用数模转换器 \(DAC\) 调整满量程电流](#)》应用报告
- 德州仪器 (TI), 《[工业电机驱动解决方案指南](#)》
- 德州仪器 (TI), 《[PowerPAD™ 速成](#)》应用报告
- 德州仪器 (TI), 《[PowerPAD™ 热增强型封装](#)》应用报告
- 德州仪器 (TI), 《[了解电机驱动器电流额定值](#)》应用报告

11.2 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.4 商标

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.6 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8886PWP	ACTIVE	HTSSOP	PWP	24	60	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8886	Samples
DRV8886PWPR	ACTIVE	HTSSOP	PWP	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	DRV8886	Samples
DRV8886RHRR	ACTIVE	WQFN	RHR	28	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8886	Samples
DRV8886RHRT	ACTIVE	WQFN	RHR	28	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	DRV8886	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead finish/Ball material** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8886PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
DRV8886RHRR	WQFN	RHR	28	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
DRV8886RHRT	WQFN	RHR	28	250	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8886PWPR	HTSSOP	PWP	24	2000	350.0	350.0	43.0
DRV8886RHRR	WQFN	RHR	28	3000	367.0	367.0	35.0
DRV8886RHRT	WQFN	RHR	28	250	210.0	185.0	35.0

GENERIC PACKAGE VIEW

PWP 24

PowerPAD™ TSSOP - 1.2 mm max height


4.4 x 7.6, 0.65 mm pitch

PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224742/B




PACKAGE OUTLINE

PWP0024B

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



4222709/A 02/2016

NOTES:

PowerPAD is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may not be present and may vary.

EXAMPLE BOARD LAYOUT

PWP0024B

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

EXAMPLE STENCIL DESIGN

PWP0024B

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
 EXPOSED PAD
 100% PRINTED SOLDER COVERAGE BY AREA
 SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.68 X 5.77
0.125	2.4 X 5.16 (SHOWN)
0.15	2.19 X 4.71
0.175	2.03 X 4.36

4222709/A 02/2016

NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.


GENERIC PACKAGE VIEW

RHR 28

WQFN - 0.8 mm max height


3.5 x 5.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4210249/B



4219075/A 11/2014

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RHR0028A

WQFN - 0.8 mm max height


PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:15X



NON SOLDER MASK
DEFINED
(PREFERRED)



SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4219075/A 11/2014

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

EXAMPLE STENCIL DESIGN

RHR0028A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
75% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4219075/A 11/2014

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2020 德州仪器半导体技术（上海）有限公司