











TMUX1111, TMUX1112, TMUX1113

SCDS408B-FEBRUARY 2019-REVISED AUGUST 2019

TMUX111x 5-V, Low-Leakage-Current, 1:1 (SPST), 4-Channel Precision Switches

1 Features

Wide supply range: 1.08 V to 5.5 V

Low leakage current: 3 pALow charge injection: -1.5 pC

Low on-resistance: 2 Ω

• -40°C to +125°C operating temperature

• 1.8 V Logic compatible

· Fail-safe logic

Rail to rail operation

· Bidirectional signal path

· Break-before-make switching

ESD protection HBM: 2000 V

2 Applications

- · Sample-and-hold circuits
- · Feedback gain switching
- Signal isolation
- Field transmitters
- Programmable logic controllers (PLC)
- Factory automation and control
- Ultrasound scanners
- Patient monitoring & diagnostics
- Electrocardiogram (ECG)
- Data acquisition systems (DAQ)
- ATE test equipment
- Battery test equipment
- Instrumentation: lab, analytical, portable
- Smart meters: Water and Gas
- Optical networking
- Optical test equipment

3 Description

The TMUX1111, TMUX1112, and TMUX1113 are precision complementary metal-oxide semiconductor (CMOS) devices that have four independently selectable 1:1, single-pole, single-throw (SPST) switches. Wide operating supply of 1.08 V to 5.5 V allows for use in a broad array of applications from medical equipment to industrial systems. The device supports bidirectional analog and digital signals on the source (Sx) and drain (Dx) pins ranging from GND to V_{DD} .

The switches of the TMUX1111 are turned on with Logic 0 on the appropriate logic control inputs, while Logic 1 is required to turn on switches in the TMUX1112. The four channels of the TMUX1113 are split with two switches supporting Logic 0, while the other two switches support Logic 1. The TMUX1113 exhibits break-before-make switching, allowing the device to be used in cross-point switching applications.

The TMUX111x devices are part of the precision switches and multiplexers family. These devices have very low on and off leakage currents and low charge injection, allowing them to be used in high precision measurement applications. A low supply current of 8 nA and small package options enable use in portable applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TMUX1111 TMUX1112 TMUX1113	TSSOP (16) (PW)	5.00 mm × 4.40 mm
	UQFN (16) (RSV)	2.60 mm x 1.80 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

TMUX111x Block Diagrams






Table of Contents

1	Features 1		9.2 Functional Block Diagram	
2	Applications 1		9.3 Feature Description	
3	Description 1		9.4 Device Functional Modes	23
4	Revision History2		9.5 Truth Tables	23
5		10	Application and Implementation	24
6	Pin Configuration and Functions		10.1 Application Information	24
7	Specifications		10.2 Typical Application - Sample-and-Hold Circuit	24
′	•		10.3 Design Requirements	25
	g		10.4 Detailed Design Procedure	25
	7.2 ESD Ratings		10.5 Application Curve	26
	7.4 Thermal Information		10.6 Typical Application - Switched Gain Amplifier	26
			10.7 Design Requirements	27
	(25 ,		10.8 Detailed Design Procedure	27
	7.6 Electrical Characteristics (V _{DD} = 3.3 V ±10 %) 7		10.9 Application Curve	27
	7.7 Electrical Characteristics (V _{DD} = 1.8 V ±10 %) 9 7.8 Electrical Characteristics (V _{DD} = 1.2 V ±10 %) 11	11	Power Supply Recommendations	28
	(* BB	12	Layout	28
	7.9 Typical Characteristics		12.1 Layout Guidelines	
8	Parameter Measurement Information		12.2 Layout Example	
	8.1 On-resistance	13	Device and Documentation Support	30
	8.2 Off-leakage current	-	13.1 Documentation Support	
	8.3 On-leakage current		13.2 Related Links	
	8.4 Transition time		13.3 Receiving Notification of Documentation Updates	
	8.5 Break-before-make		13.4 Community Resources	
	8.6 Charge injection		13.5 Trademarks	
	8.7 Off isolation		13.6 Electrostatic Discharge Caution	
	8.8 Channel-to-Channel Crosstalk		13.7 Glossary	
_	8.9 Bandwidth	14	Mechanical, Packaging, and Orderable	
9	Detailed Description21		Information	31
	9.1 Overview			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (June 2019) to Revision B

Page

•	Deleted the Product Preview note from: TMUX1113, TMUX1112 and the RSV package in the Device Information table	. 1
•	Deleted the Product Preview note from: TMUX1113, TMUX1112 in the Device Comparison Table table	3
•	Deleted the Product Preview note from:the RSV package in the Pin Configuration and Functions secton	3
•	Added RSV (UQFN) thermal values to Thermal Information	4

Changes from Original (February 2019) to Revision A

Page

•	Changed	ıne	aocument	From:	Aavancea	intormation	10:	iviixea	Status.	


Copyright © 2019, Texas Instruments Incorporated




5 Device Comparison Table

PRODUCT	DESCRIPTION
TMUX1111	Low-Leakage-Current, Precision, 4-Channel, 1:1 (SPST) Switches (Normally Closed)
TMUX1112	Low-Leakage-Current, Precision, 4-Channel, 1:1 (SPST) Switches (Normally Open)
TMUX1113	Low-Leakage-Current, Precision, 4-Channel, 1:1 (SPST) Switches (Dual Open + Dual Closed)

6 Pin Configuration and Functions





Pin Functions

PIN		TYPE ⁽¹⁾	DECORPTION			
NAME	TSSOP	UQFN	ITPE\"	DESCRIPTION		
SEL1	1	15	I	Logic control input 1. Controls channel 1 state as shown in Truth Tables.		
D1	2	16	I/O	Drain pin 1. Can be an input or output.		
S1	3	1	I/O	Source pin 1. Can be an input or output.		
N.C.	4	2	-	No internal connection.		
GND	5	3	Р	Ground (0 V) reference		
S4	6	4	I/O	Source pin 4. Can be an input or output.		
D4	7	5	I/O	Drain pin 4. Can be an input or output.		
SEL4	8	6	I	Logic control input 4. Controls channel 4 state as shown in Truth Tables.		
SEL3	9	7	I	Logic control input 3. Controls channel 3 state as shown in Truth Tables.		
D3	10	8	I/O	Drain pin 3. Can be an input or output.		
S3	11	9	I/O	Source pin 3. Can be an input or output.		
N.C.	12	10	-	No internal connection.		
VDD	13	11	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 μ F to 10 μ F between V _{DD} and GND.		
S2	14	12	I/O	Source pin 2. Can be an input or output.		
D2	15	13	I/O	Drain pin 2. Can be an input or output.		
SEL2	16	14	I	Logic control input 2. Controls channel 2 state as shown in Truth Tables.		

(1) I = input, O = output, I/O = input and output, P = power



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

		MIN	MAX	UNIT
V_{DD}	Supply voltage	-0.5	6	V
V _{SEL}	Logic control input pin voltage (SELx)	-0.5	6	V
I _{SEL}	Logic control input pin current (SELx)	-30	30	mA
V_S or V_D	Source or drain voltage (Sx, Dx)	-0.5	V _{DD} +0.5	V
I _S or I _{D (CONT)}	Source or drain continuous current (Sx, Dx)	-30	30	mA
T _{stg}	Storage temperature	-65	150	°C
T _J	Junction temperature		150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002, all pins (2)	±750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{DD}	Positive power supply voltage	1.08	5.5	V
V_S or V_D	Signal path input/output voltage (source or drain pin) (Sx, Dx)	0	V_{DD}	V
V_{SEL}	Logic control input pin voltage (SELx)	0	5.5	V
T _A	Ambient temperature	-40	125	°C

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TMUX1111 / TMUX	TMUX1111 / TMUX1112 / TMUX1113			
		PW (TSSOP)	RSV (QFN)	UNIT		
		16 PINS	16 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	124.7	146.8	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.8	83.5	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	70.9	75.5	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	10.8	9.0	°C/W		
Ψ_{JB}	Junction-to-board characterization parameter	70.3	73.4	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

⁽³⁾ All voltages are with respect to ground, unless otherwise specified.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics ($V_{DD} = 5 \text{ V} \pm 10 \text{ \%}$)

at $T_A = 25$ °C, $V_{DD} = 5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0 \text{ V to } V_{DD}$	25°C		2	4	Ω
R _{ON}	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			4.5	Ω
		Refer to On-resistance	-40°C to +125°C			4.9	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.13		Ω
ΔR_{ON}	On-resistance On-resistance matching between channels On-resistance flatness Source off leakage current (1)	I _{SD} = 10 mA	-40°C to +85°C			0.4	Ω
	onarmers.	Refer to On-resistance	-40°C to +125°C			0.5	Ω
_		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.85		Ω
	On-resistance flatness	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1.6	Ω
FLAI		Refer to On-resistance	-40°C to +125°C		2 4 4.5 4.9 0.13 0.4 0.5 0.85 1.6 -0.08 ±0.005 0.08 -0.3 0.3 -0.9 0.9 -0.025 ±0.003 0.025 -0.2 0.2 -0.95 0.95 -0.1 ±0.01 0.1 -0.35 0.35 -2 2 1.49 5.5 0 0.87 ±0.005	1.6	Ω
		$V_{DD} = 5 V$	25°C	-0.08	±0.005	0.08	nA
	Source off lookage current(1)	Switch Off V _D = 4.5 V / 1.5 V	-40°C to +85°C	-0.3		0.3	nA
IS(OFF)	Source off leakage current(1)	$V_S = 4.5 \text{ V} / 1.5 \text{ V}$ $V_S = 1.5 \text{ V} / 4.5 \text{ V}$ Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 5 V	25°C	-0.08	±0.005	0.08	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	Switch Off	-40°C to +85°C	-0.3		0.3	nA
		$V_D = 4.5 \text{ V} / 1.5 \text{ V}$ $V_S = 1.5 \text{ V} / 4.5 \text{ V}$ Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 5 V Switch On	25°C	-0.025	±0.003	0.025	nA
$I_{D(ON)}$			-40°C to +85°C	-0.2		0.2	nA
I _{S(ON)}		$V_D = V_S = 2.5 V$ Refer to On-leakage current	-40°C to +125°C	-0.95		0.95	nA
		$V_{DD} = 5 \text{ V}$	25°C	-0.1	±0.01	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C			0.4 0.5 1.6 1.6 0.08 0.3 0.9 0.08 0.3	nA
I _{S(OFF)} Solution I _{S(OFF)} Solution I _{S(ON)} Circle INP V _{IH} In V _{IL} In I _{IH} In I _{IL} In	Charmer on leakage carrent	$V_D = V_S = 4.5 \text{ V} / 1.5 \text{ V}$ Refer to On-leakage current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SELx)	-					
V _{IH}	Input logic high		-40°C to +125°C	1.49		5.5	V
	Input logic low		-40°C to +125°C	0		0.87	V
I _{IH}	Input leakage current		25°C		±0.005		μΑ
	Input leakage current		-40°C to +125°C			±0.06	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
	V gupply gurrent	Logio inputo – 0 V or F F V	25°C		0.008		μΑ
I _{DD}	V _{DD} supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			1	μA

⁽¹⁾ When V_S is 4.5 V, V_D is 1.5 V or when V_S is 1.5 V, V_D is 4.5 V.



Electrical Characteristics (V_{DD} = 5 V ±10 %) (continued)

at $T_A = 25$ °C, $V_{DD} = 5$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	IIC CHARACTERISTICS			12 ns to +85°C 18 ns to +125°C 19 ns to +85°C 1 ns to +125°C 1 ns -1.5 pC -62 dE -40 dE			
		V _S = 3 V	25°C		12		ns
t _{TRAN}	Transition time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			18	ns
		Refer to Transition time	-40°C to +125°C			19	ns
		V _S = 3 V	25°C		8		ns
t _{OPEN}	OPEN Break before make time (TMUX1113 Only)	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C	1			ns
(BBINI)	(TWOXTTTO CITY)	Refer to Break-before-make	-40°C to +125°C	1			ns
$Q_{\mathbb{C}}$	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$, $C_L = 1 nF$ Refer to Charge injection	25°C		-1.5		рС
	Off Isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz Refer to Off isolation	25°C		-62		dB
O _{ISO}		$R_L = 50 \Omega$, $C_L = 5 pF$ f = 10 MHz Refer to Off isolation	25°C		-40		dB
V	Crosstalk	$R_L = 50 \ \Omega, \ C_L = 5 \ pF$ $f = 1 \ MHz$ Refer to Channel-to-Channel Crosstalk	25°C		-100		dB
X _{TALK}		$R_L = 50 \ \Omega, \ C_L = 5 \ pF$ $f = 10 \ MHz$ Refer to Channel-to-Channel Crosstalk	25°C		-90		dB
BW	Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Bandwidth	25°C		300		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		10		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		17		pF

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



7.6 Electrical Characteristics ($V_{DD} = 3.3 \text{ V} \pm 10 \%$)

at $T_A = 25$ °C, $V_{DD} = 3.3$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0 \text{ V to } V_{DD}$	25°C		3.7	8.8	Ω
R _{ON}	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			9.5	Ω
		Refer to On-resistance	-40°C to +125°C			9.8	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.13		Ω
	On-resistance matching between channels	I _{SD} = 10 mA	-40°C to +85°C			0.4	Ω
	Chamies	Refer to On-resistance	-40°C to +125°C			0.5	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		1.9		Ω
R _{ON}	On-resistance flatness	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C		2		Ω
FLAT		Refer to On-resistance	-40°C to +125°C		2.2		Ω
		V _{DD} = 3.3 V	25°C	-0.05	±0.001	0.05	nA
	(1)	Switch Off	-40°C to +85°C	-0.2		0.2	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	$V_D = 3 \text{ V} / 1 \text{ V}$ $V_S = 1 \text{ V} / 3 \text{ V}$ Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 3.3 V	25°C	-0.05	±0.001	0.05	nA
	Danie (1)	Switch Off	-40°C to +85°C	-0.2		0.2	nA
I _{D(OFF)}	Drain off leakage current ⁽¹⁾	$V_D = 3 \text{ V} / 1 \text{ V}$ $V_S = 1 \text{ V} / 3 \text{ V}$ Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 3.3 V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.35		0.35	nA
I _{S(ON)}	3	V _D = V _S = 3 V / 1 V Refer to On-leakage current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SELx)						
V _{IH}	Input logic high		-40°C to +125°C	1.35		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.8	V
I _{IH}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	RSUPPLY	•	·			!	
	V	Lania innuta OM - FEM	25°C		0.005		μA
I _{DD}	V _{DD} supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			1	μΑ

⁽¹⁾ When V_S is 3 V, V_D is 1 V or when V_S is 1 V, V_D is 3 V.

Copyright © 2019, Texas Instruments Incorporated



Electrical Characteristics (V_{DD} = 3.3 V ±10 %) (continued)

at $T_A = 25$ °C, $V_{DD} = 3.3$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DYNAN	IIC CHARACTERISTICS						
		V _S = 2 V	25°C		14		ns
t _{TRAN}	Transition time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			20	ns
		Refer to Transition time	-40°C to +125°C			22	ns
	5 11 (1 (V _S = 2 V	25°C		9		ns
t _{OPEN} (BBM)	Break before make time (TMUX1113 Only)	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C	1			ns
(BBINI)	(TWOXTTTO CITY)	Refer to Break-before-make	-40°C to +125°C	1			ns
$Q_{\mathbb{C}}$	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$, $C_L = 1 nF$ Refer to Charge injection	25°C		-1.5		pC
0	Off Isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz Refer to Off isolation	25°C		-62		dB
O _{ISO}		$R_L = 50 \Omega$, $C_L = 5 pF$ f = 10 MHz Refer to Off isolation	25°C		-40		dB
V	Croostelle	$R_L = 50 \ \Omega, \ C_L = 5 \ pF$ $f = 1 \ MHz$ Refer to Channel-to-Channel Crosstalk	25°C		-100		dB
X _{TALK}	Crosstalk	$R_L = 50 \ \Omega, C_L = 5 \ pF$ $f = 10 \ MHz$ Refer to Channel-to-Channel Crosstalk	25°C		-90		dB
BW	Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Bandwidth	25°C		300		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		10		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		17		pF



7.7 Electrical Characteristics ($V_{DD} = 1.8 \text{ V} \pm 10 \text{ \%}$)

at $T_A = 25$ °C, $V_{DD} = 1.8$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0 \text{ V to } V_{DD}$	25°C		40		Ω
R _{ON}	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			80	Ω
		Refer to On-resistance	-40°C to +125°C			80	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.4		Ω
ΔR_{ON}	On-resistance matching between channels	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1.5	Ω
	Chamicis	Refer to On-resistance	-40°C to +125°C			1.5	Ω
		V _{DD} = 1.98 V	25°C	-0.05	±0.001	0.05	nΑ
	0(1)	Switch Off	-40°C to +85°C	-0.2		0.2	nA
I _{S(OFF)} Source off leakage current ⁽¹⁾		$V_D = 1.62 \text{ V} / 1 \text{ V}$ $V_S = 1 \text{ V} / 1.62 \text{ V}$ Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 1.98 V	25°C	-0.05	±0.001	0.05	nA
I _{D(OFF)} Drain off leakag	Drain off lookage ourrent(1)	Switch Off	-40°C to +85°C	-0.2		0.2	nΑ
	Drain off leakage current	$V_D = 1.62 \text{ V} / 1 \text{ V}$ $V_S = 1 \text{ V} / 1.62 \text{ V}$ Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 1.98 V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.35		0.35	nA
I _{S(ON)}		$V_D = V_S = 1.62 \text{ V} / 1 \text{ V}$ Refer to On-leakage current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SELx)						
V _{IH}	Input logic high		-40°C to +125°C	1.07		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.68	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
I	V cupply current	Logic inputs = 0 V or 5.5 V	25°C		0.001		μΑ
I _{DD}	V _{DD} supply current	Logic inputs = 0 v of 5.5 v	-40°C to +125°C			0.85	μΑ

⁽¹⁾ When V_S is 1.62 V, V_D is 1 V or when V_S is 1 V, V_D is 1.62 V.

Submit Documentation Feedback

9



Electrical Characteristics (V_{DD} = 1.8 V ±10 %) (continued)

at $T_A = 25$ °C, $V_{DD} = 1.8 \text{ V}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DYNAN	IIC CHARACTERISTICS						
		V _S = 1 V	25°C		25		ns
t _{TRAN}	Transition time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			44	ns
		Refer to Transition time	-40°C to +125°C			44	ns
		V _S = 1 V	25°C		17		ns
t _{OPEN}	Break before make time (TMUX1113 Only)	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C	1			ns
(BBM)	(TWOXTTTO CITY)	Refer to Break-before-make	-40°C to +125°C	1			ns
$Q_{\mathbb{C}}$	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$, $C_L = 1 nF$ Refer to Charge injection	25°C		-0.5		рС
O _{ISO}	Off Isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz Refer to Off isolation	25°C		-62		dB
		$R_L = 50 \Omega$, $C_L = 5 pF$ f = 10 MHz Refer to Off isolation	25°C		-40		dB
V	Caractella	$R_L = 50 \ \Omega, \ C_L = 5 \ pF$ $f = 1 \ MHz$ Refer to Channel-to-Channel Crosstalk	25°C		-100		dB
X _{TALK} Crosstalk		$R_L = 50 \ \Omega, \ C_L = 5 \ pF$ $f = 10 \ MHz$ Refer to Channel-to-Channel Crosstalk	25°C		-90		dB
BW	Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Bandwidth	25°C		300		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		7		pF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		10		pF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		17		pF

Submit Documentation Feedback

Copyright © 2019, Texas Instruments Incorporated



7.8 Electrical Characteristics ($V_{DD} = 1.2 \text{ V} \pm 10 \%$)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0 \text{ V to } V_{DD}$	25°C		70		Ω
R _{ON}	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			105	Ω
		Refer to On-resistance	-40°C to +125°C			105	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.4		Ω
ΔR_{ON}	On-resistance matching between channels	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1.5	Ω
	channels	Refer to On-resistance	-40°C to +125°C			1.5	Ω
		V _{DD} = 1.32 V	25°C	-0.05	±0.001	0.05	nA
	2(1)	Switch Off	-40°C to +85°C	-0.2		0.2	nA
I _{S(OFF)}	Source off leakage current ⁽¹⁾	$V_D = 1 \text{ V} / 0.8 \text{ V}$ $V_S = 0.8 \text{ V} / 1 \text{ V}$ Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA
		V _{DD} = 1.32 V	25°C	-0.05	±0.001	0.05	nA
I _{D(OFF)} Drain off leakage current ⁽¹⁾	Drain off lands are assessed (1)	Switch Off	-40°C to +85°C	-0.2		0.2	nA
	$V_D = 1 \text{ V} / 0.8 \text{ V}$ $V_S = 0.8 \text{ V} / 1 \text{ V}$ Refer to Off-leakage current	-40°C to +125°C	-0.9		0.9	nA	
		V _{DD} = 1.32 V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.35		0.35	nA
I _{S(ON)}		$V_D = V_S = 1 \text{ V} / 0.8 \text{ V}$ Refer to On-leakage current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SELx)	-	+				
V _{IH}	Input logic high		-40°C to +125°C	0.96		5.5	V
V _{IL}	Input logic low		-40°C to +125°C	0		0.36	V
I _{IH} I _{IL}	Input leakage current		25°C		±0.005		μΑ
I _{IH} I _{IL}	Input leakage current		-40°C to +125°C			±0.05	μΑ
C _{IN}	Logic input capacitance		25°C		1		pF
C _{IN}	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
I	V cupply current	Logic inputs = 0 V or 5.5 V	25°C		0.001		μΑ
I _{DD}	V _{DD} supply current	Logic iliputs = 0 v oi 5.5 v	-40°C to +125°C			0.7	μΑ

⁽¹⁾ When V_S is 1 V, V_D is 0.8 V or when V_S is 0.8 V, V_D is 1 V.




Electrical Characteristics ($V_{DD} = 1.2 \text{ V} \pm 10 \text{ \%}$) (continued)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	IIC CHARACTERISTICS					'	
		V _S = 1 V	25°C		55		ns
t _{TRAN}	Transition time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			190	ns
		Refer to Transition time	-40°C to +125°C			190	ns
		V _S = 1 V	25°C		28		ns
t _{OPEN}	Break before make time (TMUX1113 Only)	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C	1			ns
(BBM)	(TWOXTTTO CITY)	Refer to Break-before-make	-40°C to +125°C	1			ns
$Q_{\mathbb{C}}$	Charge Injection	$V_S = 1 V$ $R_S = 0 \Omega$, $C_L = 1 nF$ Refer to Charge injection	25°C		-0.5		рС
0	Off Isolation	$R_L = 50 \Omega$, $C_L = 5 pF$ f = 1 MHz Refer to Off isolation	25°C		-62		dB
O _{ISO}		$R_L = 50 \ \Omega, \ C_L = 5 \ pF$ $f = 10 \ MHz$ Refer to Off isolation	25°C		-40		dB
V	Canadalli	$R_L = 50 \ \Omega, \ C_L = 5 \ pF$ $f = 1 \ MHz$ Refer to Channel-to-Channel Crosstalk	25°C		-100		dB
X _{TALK}	Crosstalk	$\begin{aligned} R_L &= 50 \ \Omega, \ C_L = 5 \ \text{pF} \\ f &= 10 \ \text{MHz} \\ \text{Refer to Channel-to-Channel} \\ \text{Crosstalk} \end{aligned}$	25°C		-90		dB
BW	Bandwidth	$R_L = 50 \Omega$, $C_L = 5 pF$ Refer to Bandwidth	25°C		300		MHz
C _{SOFF}	Source off capacitance	f = 1 MHz	25°C		8		pF
C _{DOFF}	Drain off capacitance	f = 1 MHz	25°C		11		рF
C _{SON} C _{DON}	On capacitance	f = 1 MHz	25°C		18		pF




7.9 Typical Characteristics

at $T_A = 25$ °C, $V_{DD} = 5$ V (unless otherwise noted)




TEXAS INSTRUMENTS

Typical Characteristics (continued)





Typical Characteristics (continued)





8 Parameter Measurement Information

8.1 On-resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (Dx) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol R_{ON} is used to denote on-resistance. The measurement setup used to measure R_{ON} is shown in Figure 16. Voltage (V) and current (I_{SD}) are measured using this setup, and R_{ON} is computed with $R_{ON} = V / I_{SD}$:




Figure 16. On-Resistance measurement setup

8.2 Off-leakage current

There are two types of leakage currents associated with a switch during the off state:

- 1. Source off-leakage current
- 2. Drain off-leakage current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol $I_{S(OFF)}$.

Drain leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is off. This current is denoted by the symbol $I_{D(OFF)}$.

The setup used to measure both off-leakage currents is shown in Figure 17.




Figure 17. Off-leakage measurement setup



8.3 On-leakage current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol $I_{S(ON)}$.

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol $I_{D(ON)}$.

Either the source pin or drain pin is left floating during the measurement. Figure 18 shows the circuit used for measuring the on-leakage current, denoted by $I_{S(ON)}$ or $I_{D(ON)}$.




Figure 18. On-leakage measurement setup

8.4 Transition time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. Figure 19 shows the setup used to measure transition time, denoted by the symbol transition.




Figure 19. Transition-time measurement setup



8.5 Break-before-make

The TMUX1113 has break-before-make delay which allows the device to be used in cross-point switching application. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. Figure 20 shows the setup used to measure break-before-make delay, denoted by the symbol t_{OPEN(BBM)}.




Figure 20. Break-before-make delay measurement setup

8.6 Charge injection

The TMUX111x devices have a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol Q_C . Figure 21 shows the setup used to measure charge injection from source (Sx) to drain (Dx).




Figure 21. Charge-injection measurement setup



8.7 Off isolation

Off isolation is defined as the ratio of the signal at the drain pin (Dx) of the device when a signal is applied to the source pin (Sx) of an off-channel. The characteristic impedance, Z_0 , for the measurement is 50 Ω . Figure 22 shows the setup used to measure off isolation. Use off isolation equation to compute off isolation.




Figure 22. Off isolation measurement setup

Off Isolation =
$$20 \cdot \text{Log}\left(\frac{V_{\text{OUT}}}{V_{\text{S}}}\right)$$
 (1)

8.8 Channel-to-Channel Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (Dx) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. The characteristic impedance, Z_0 , for the measurement is 50 Ω . Figure 23 shows the setup used to measure, and the equation used to compute crosstalk.




Figure 23. Channel-to-Channel Crosstalk Measurement Setup

Channel-to-Channel Crosstalk =
$$20 \cdot Log \left(\frac{V_{OUT}}{V_{S}} \right)$$
 (2)



8.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (Dx) of the device. The characteristic impedance, Z_0 , for the measurement is 50 Ω . Figure 24 shows the setup used to measure bandwidth.




Figure 24. Bandwidth measurement setup



9 Detailed Description

9.1 Overview

The TMUX1111, TMUX1112, and TMUX1113 are 1:1 (SPST), 4-Channel switches. The devices have four independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin.

9.2 Functional Block Diagram




Figure 25. TMUX111x Functional Block Diagram

9.3 Feature Description

9.3.1 Bidirectional operation

The TMUX111x conducts equally well from source (Sx) to drain (Dx) or from drain (Dx) to source (Sx). Each channel has very similar characteristics in both directions and supports both analog and digital signals.

9.3.2 Rail to rail operation

The valid signal path input/output voltage for TMUX111x ranges from GND to V_{DD} .

9.3.3 1.8 V Logic compatible inputs

The TMUX111x devices have 1.8-V logic compatible control for all logic control inputs. The logic input thresholds scale with supply but still provide 1.8-V logic control when operating at 5.5 V supply voltage. 1.8-V logic level inputs allows the TMUX111x devices to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. The current consumption of the TMUX111x devices increase when using 1.8V logic with higher supply voltage as shown in Figure 10. For more information on 1.8 V logic implementations refer to Simplifying Design with 1.8 V logic Muxes and Switches

9.3.4 Fail-safe logic

The TMUX111x supports Fail-Safe Logic on the control input pins (EN, A0, A1) allowing for operation up to 5.5 V, regardless of the state of the supply pin. This feature allows voltages on the control pins to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pins of the TMUX111x to be ramped to 5.5 V while $V_{DD} = 0$ V. Additionally, the feature enables operation of the TMUX111x with $V_{DD} = 1.2$ V while allowing the select pins to interface with a logic level of another device up to 5.5 V.



Feature Description (continued)

9.3.5 Ultra-low Leakage Current

The TMUX111x devices provide extremely low on-leakage and off-leakage currents. The TMUX111x devices are capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents. Figure 26 shows typical leakage currents of the TMUX111x devices versus temperature at $V_{DD} = 5V$.




Figure 26. Leakage Current vs Temperature

9.3.6 Ultra-low Charge Injection

The TMUX111x devices have a transmission gate topology, as shown in Figure 27. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.

The TMUX111x devices have special charge-injection cancellation circuitry that reduces the source-to-drain charge injection to -1.5 pC at $V_S = 1$ V as shown in Figure 28.




Figure 27. Transmission Gate Topology




Figure 28. Charge Injection vs Source Voltage



9.4 Device Functional Modes

The TMUX111x devices have four independently selectable single-pole, single-throw switches that are turned-on or turned-off based on the state of the corresponding select pin. The control pins can be as high as 5.5 V.

The TMUX111x devices can be operated without any external components except for the supply decoupling capacitors. Unused logic control pins should be tied to GND or V_{DD} in order to ensure the device does not consume additional current as highlighted in *Implications of Slow or Floating CMOS Inputs*. Unused signal path inputs (Sx or Dx) should be connection to GND.

9.5 Truth Tables

Table 1, Table 2, and Table 3 show the truth tables for the TMUX1111, TMUX1112, and TMUX1113, respectively.

Table 1. TMUX1111 Truth table (1)

SEL x	CHANNEL x
0	Channel x ON
1	Channel x OFF

(1) x denotes 1, 2, 3, or 4 for the corresponding channel.

Table 2. TMUX1112 Truth table (1)

SEL x	CHANNEL x
0	Channel x OFF
1	Channel x ON

(1) x denotes 1, 2, 3, or 4 for the corresponding channel.

Table 3. TMUX1113 Truth table (1)

SEL1	SEL2	SEL3	SEL4	ON / OFF CHANNELS
0	X	X	Х	CHANNEL 1 OFF
1	X	X	X	CHANNEL 1 ON
Х	0	Х	X	CHANNEL 2 ON
Х	1	Х	X	CHANNEL 2 OFF
Х	X	0	Х	CHANNEL 3 ON
Х	X	1	Х	CHANNEL 3 OFF
Х	X	Х	0	CHANNEL 4 OFF
Х	Х	Х	1	CHANNEL 4 ON

(1) X denotes don't care.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TMUX11xx family offers ulta-low input/output leakage currents and low charge injection. These devices operate up to 5.5 V, and offer true rail-to-rail input and output of both analog and digital signals. The TMUX111x have a low on-capacitance which allows faster settling time when multiplexing inputs in the time domain. These features make the TMUX11xx devices a family of precision, high-performance switches and multiplexers for low-voltage applications.

10.2 Typical Application - Sample-and-Hold Circuit

One useful application to take advantage of the TMUX1111, TMUX1112, and TMUX1113's performance is the sample-and-hold circuit. A sample-and-hold circuit can be useful for an analog to digital converter (ADC) to sample a varying input voltage with improved reliability and stability. It can also be used to store the output samples from a single digital-to-analog converter (DAC) in a multi-output application. A simple sample-and-hold circuit can be realized using an analog switch such as the TMUX1111, TMUX1112, and TMUX1113 analog switches. Figure 29 shows a single channel sample-and hold circuit using only 1 of 4 channels in the TMUX111x devices.




Figure 29. Single Channel Sample-and-Hold Circuit Example

An optional op amp is used before the switch since buffered DACs typically have limitations in driving capacitive loads. The additional buffer stage is included following the DAC to prevent potential stability problems from driving a large capacitive load.

Ideally, the switch delivers only the input signals to the holding capacitors. However, when the switch gets toggled, some amount of charge also gets transferred to the switch output in the form of charge injection, resulting in a pedestal sampling error. The TMUX1111, TMUX1112, and TMUX1113 switches have excellent charge injection performance of only -1.5 pC, making them ideal choices for this implementation to minimize sampling error. The pedestal error voltage is indirectly related to the size of the capacitance on the output, for better precision a larger capacitor is required due to charge injection. Larger capacitance limits the system settling time which may not be acceptable in some applications. Figure 30 shows a TMUX111x device configured for a 2-channel sample-and-hold circuit with pedestal error compensation.



Typical Application - Sample-and-Hold Circuit (continued)




Figure 30. 2-Channel Sample-and-Hold Circuit with Pedestal Error Compensation

10.3 Design Requirements

The purpose of this precision design is to implement an optimized 2-output sample-and-hold circuit using a 4-channel SPST switch. The sample and hold circuit needs to be capable of supporting high accuracy with minimized pedestal error and fast settling time..

10.4 Detailed Design Procedure

10.4.1 Detailed Design Procedure

The TMUX1111, TMUX1112, or TMUX1113 switch is used in conjunction with the voltage holding capacitors (C_H) to implement the sample-and-hold circuit. The basic operation is:

- 1. When the switch (SW2 or SW3) is closed, it samples the input voltage and charges the holding capacitors (C_H) to the input voltages values.
- 2. When the switch (SW2 or SW3) is open, the holding capacitors (C_H) holds its previous value, maintaining stable voltage at the amplifier output (V_{OLT}).

Due to switch and capacitor leakage current, as well as amplifier bias current, the voltage on the hold capacitors droops with time. The TMUX1111, TMUX1112, or TMUX1113 minimize the droops due to its ultra-low leakage performance. At 25°C, the TMUX1111, TMUX1112, and TMUX1113 have extremely low leakage current at 3pA typical.

A second switch SW1 (or SW4) is also included to operate in parallel with SW2 (or SW3) to reduce pedestal error during switch toggling. Because both switches are driven at the same potential, they act as common-mode signal to the op-amp, thereby minimizing the charge injection effects caused by the switch toggling action. Compensation network consisting of R_C and C_C is also added to further reduce the pedestal error, whiling reducing the hold-time glitch and improving the settling time of the circuit. Refer to Sample & Hold Glitch Reduction for Precision Outputs Reference Design for more information on sample-and-hold circuits.

TEXAS INSTRUMENTS

10.5 Application Curve

TMUX1111, TMUX1112, and TMUX1113 have excellent charge injection performance and ultra-low leakage current, making them ideal choices to minimize sampling error for the sample and hold application.




Figure 31. Charge Injection vs Source Voltage

Figure 32. On-Leakage vs Source or Drain Voltage

10.6 Typical Application - Switched Gain Amplifier

Switches and multiplexers are commonly used in the feedback path of amplifier circuits to provide configurable gain control. By using various resistor values on each switch path the TMUX111x allows the system to have multiple gain settings. An external resistor, or utilizing 1 channel always being closed, ensures the amplifier isn't operating in an open loop configuration. A transimpedance amplifier (TIA) for photodiode inputs is a common circuit that requires gain control using a multi-channel switch to convert the output current of the photodiode into a voltage for the MCU or processor. The leakage current, capacitance, and charge injection performance of the TMUX111x are key specifications to evaluate when selecting a device for gain control.




Figure 33. Switching Gain Settings of a TIA circuit



10.7 Design Requirements

For this design example, use the parameters listed in Table 4.

Table 4. Design parameters

PARAMETERS	VALUES
Supply (V _{DD})	3.3 V
Input / Output signal range	0 μA to 10 μA
Control logic thresholds	1.8 V compatible


10.8 Detailed Design Procedure

The TMUX111x devices can be operated without any external components except for the supply decoupling capacitors. All inputs signals passing through the switch must fall within the recommend operating conditions of the TMUX111x including signal range and continuous current. For this design example, with a supply of 3.3 V, the signals can range from 0 V to 3.3 V when the device is powered. The max continuous current can be 30 mA.

Photodiodes commonly have a current output that ranges from a few hundred picoamps to tens of microamps based on the amount of light being absorbed. The TMUX111x have a typical On-leakage current of less than 10 pA which would lead to an accuracy well within 1% of a full scale 10 μ A signal. The low ON and OFF capacitance of the TMUX111x improves system stability by minimizing the total capacitance on the output of the amplifier. Lower capacitance leads to less overshoot and ringing in the system which can cause the amplifier circuit to go unstable if the phase margin is not at least 45°. Refer to *Improve Stability Issues with Low Con Multiplexers* for more information on calculating the phase margin vs. percent overshoot.

10.9 Application Curve

The TMUX1111 is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents.



 $T_A = 25^{\circ}C$

Figure 34. On-Leakage vs Source or Drain Voltage

Texas Instruments Incorporated Submit Documentation Feedback



11 Power Supply Recommendations

The TMUX111x operate across a wide supply range of 1.08 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{DD} supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1 μF to 10 μF from V_{DD} to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.

12 Layout

12.1 Layout Guidelines

12.1.1 Layout Information

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. Figure 35 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




Figure 35. Trace example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, throughhole pins are not recommended at high frequencies.



Layout Guidelines (continued)

Figure 36 illustrates an example of a PCB layout with the TMUX111x. Some key considerations are:

- Decouple the V_{DD} pin with a 0.1-μF capacitor, placed as close to the pin as possible. Make sure that the capacitor voltage rating is sufficient for the V_{DD} supply.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

12.2 Layout Example




Figure 36. TMUX111x Layout example



13 Device and Documentation Support

13.1 Documentation Support

13.1.1 Related Documentation

Texas Instruments, Sample & Hold Glitch Reduction for Precision Outputs Reference Design.

Texas Instruments, True Differential, 4 x 2 MUX, Analog Front End, Simultaneous-Sampling ADC Circuit.

Texas Instruments, Improve Stability Issues with Low CON Multiplexers.

Texas Instruments, Simplifying Design with 1.8 V logic Muxes and Switches.

Texas Instruments, Eliminate Power Sequencing with Powered-off Protection Signal Switches.

Texas Instruments, System-Level Protection for High-Voltage Analog Multiplexers.

Texas Instruments, QFN/SON PCB Attachment.

Texas Instruments, Quad Flatpack No-Lead Logic Packages.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 5. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TMUX1111	Click here	Click here	Click here	Click here	Click here
TMUX1112	Click here	Click here	Click here	Click here	Click here
TMUX1113	Click here	Click here	Click here	Click here	Click here

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 Trademarks

E2E is a trademark of Texas Instruments.

13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

www.ti.com

13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2019, Texas Instruments Incorporated





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1111PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM1111	Samples
TMUX1111RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1FC	Samples
TMUX1112PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM1112	Samples
TMUX1112RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1FD	Samples
TMUX1113PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	TM1113	Samples
TMUX1113RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1FE	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 23-Mar-2022

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	N	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1111PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX1111RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1
TMUX1112PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX1112RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1
TMUX1113PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TMUX1113RSVR	UQFN	RSV	16	3000	178.0	13.5	2.1	2.9	0.75	4.0	12.0	Q1

www.ti.com 23-Mar-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1111PWR	TSSOP	PW	16	2000	853.0	449.0	35.0
TMUX1111RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0
TMUX1112PWR	TSSOP	PW	16	2000	853.0	449.0	35.0
TMUX1112RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0
TMUX1113PWR	TSSOP	PW	16	2000	853.0	449.0	35.0
TMUX1113RSVR	UQFN	RSV	16	3000	189.0	185.0	36.0



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





ULTRA THIN QUAD FLATPACK - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.



ULTRA THIN QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated