











TPS63805, TPS63806

SLVSDS9C-JULY 2018-REVISED OCTOBER 2019

TPS6380x High-efficient, Low IQ Buck-boost Converter with Small Solution Size

1 Features

- Two pin-2-pin device options, TPS63805 and TPS63806 with specific application focus
- Input voltage range: 1.3 V to 5.5 V
 - Device input voltage > 1.8 V for start-up
- Output voltage range: 1.8 V to 5.2 V (adjustable)
- · High efficiency over the entire load range
 - Low operating quiescent current
 - Power save mode and mode selection for forced PWM-mode
- Peak current buck-boost mode architecture
 - Defined transition points between buck, buckboost, and boost operation modes
 - Forward and reverse current operation
 - Start-up into pre-biased outputs
- Safety and robust operation features
 - Integrated soft start
 - Overtemperature- and overvoltage-protection
 - True shutdown function with load disconnect
 - Forward and backward current limit


TPS63805

- Optimized for smallest solution size of 18.5 mm² (works with a 22-µF minimum output capacitor)
- 2-A Output current for V_I ≥ 2.3 V, V_O = 3.3 V
- 11-µA Operating quiescent current

TDS63806

- Optimized for best load step response (180mV load-step response at a 2 A current step)
- Up to 2.5 A transient output current
- 13-µA Operating quiescent current

Typical Application



2 Applications

- TPS63805
 - System pre-regulator (smartphone, tablet, left terminal, and telematics)
 - Point-of-load regulation (wired sensor, port/cable adapter, and dongle)
- TPS63806
 - Time-of-Flight camera sensor (smartphone, electronic smart lock, and ip network camera)
 - Broadband network radio or SoC supply (IoT, tracking, home automation, and EPOS)
 - Thermoelectric device supply (TEC, optical modules)
 - General purpose voltage stabilizer

3 Description

The TPS63805 and TPS63806 are high efficiency, high output current buck-boost converters. Depending on the input voltage, they automatically operate in boost, buck, or in a novel 4-cycle buck-boost mode when the input voltage is approximately equal to the output voltage. The transitions between modes happen at defined thresholds and avoid unwanted toggling within the modes to reduce output voltage ripple. The device output voltages are individually set by a resistive divider within a wide output voltage range. The TPS63805 achieves the lowest solution size with a tiny bill of materials. An 11- μ A quiescent current enables the highest efficiency for little to no-load conditions.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TPS63805	3x5 Balls WCSP	2.3 mm x 1.4 mm			
TPS63806	(0.4 mm pitch)				

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Efficiency vs Output Current ($V_0 = 3.3 \text{ V}$)






Table of Contents

1	Features 1		9.4 Device Functional Modes	13
2	Applications 1	10	Application and Implementation	17
3	Description 1		10.1 Application Information	17
4	Revision History2		10.2 Typical Application	17
5	Description (continued)4	11	Power Supply Recommendations	34
6	Device Comparison Table	12	Layout	34
7	Pin Configuration and Functions 4		12.1 Layout Guidelines	34
8	Specifications		12.2 Layout Example	34
9	8.1 Absolute Maximum Ratings 5 8.2 ESD Ratings 5 8.3 Recommended Operating Conditions 5 8.4 Thermal Information 5 8.5 Electrical Characteristics 6 8.6 Typical Characteristics 8 Detailed Description 9 9.1 Overview 9 9.2 Functional Block Diagram 9 9.3 Feature Description 10	13	13.1 Device Support	38 38 lates 38 38 38 38

4 Revision History

CI	nanges from Revision B (August 2019) to Revision C	Page
•	Changed Features list to address both pin to pin devices TPS63805 and TPS63806	1
•	Deleted 2A from the data sheet title	1
•	Removed RF Amplifier supply from the Applications	1
•	Added time-of flight camera sensor, broadband network radio or SoC supply, and general purpose voltage stabiliz to the <i>Applications</i>	
•	Changed Description	1
•	Changed application information in Table 2 from ≥ 100 µF to 100 µF to be aligned with Table 3	18
•	Added 0.8 mm component height capacitors to Table 5	19
•	Added comment column for V _O condition of application characteristics	20
•	Changed Figure 17 image data	24

С	hanges from Revision A (October 2018) to Revision B	Page
•	Changed the Features list	1
•	Added the TPS63086 to the data sheet	1
•	Changed the adjustable output voltage range from 5.0 V to 5.2 V	1
•	Deleted Operates with low and high output capacitance values from features list	1
•	Deleted package size parameters for features list	1
•	Changed the text Description to address TPS63805 and TPS63806	1
•	Changed Efficiency vs. Output current curve	1
•	Added If not used can be left floating for PG-pin	4
•	Added V _{IN} = 3.6 V for typical value in condition text	5
•	Changed V _{OUT} from 5 V to 5.2 V condition text	
•	Added PG Pin	5
•	Changed PFM/PWM pin name to Mode	5
•	Changed V _O from 5 V to 5.2 V	5

Submit Documentation Feedback



www.ti.com

•	Changed typical effective output capacitance from 10 uF to 8.2 uF	. 5
•	Added Vo conditions for Co range	. 5
•	Changed Soft-start Current limit ramp time test conditions	. 6
•	Changed typical Soft-start Current limit ramp time from 0.6 ms to 224 us	. 6
•	Changed Delay from EN-edge until rising V _{OUT} test conditions	. 6
•	Changed typical Delay from EN-edge until rising V _{OUT} from 100 us to 321 us	. 6
•	Changed typical Overvoltage Protection Threshold from 5.66 V to 5.7 V	. 6
•	Changed maximum Overvoltage Protection Threshold from 5.8 V to 5.9 V	. 6
•	Changd Peak Inductor Current to enter PFM-Mode to 1.06 A typical only	. 6
•	Changed minimum Peak Current Limit Boost Mode from 3.5 A to 4 A	. 6
•	Changed typical Peak Current Limit Boost Mode from 4.8 A to 5 A	. 6
•	Changed maximum Peak Current Limit Boost Mode from 5.8 A to 5.75 A	. 6
•	Changed Peak Current Limit for Reverse Operation to 0.9 A typical only	. 6
•	Changed Inductor Switching Frequency, Buck Mode from 2.7 MHz to 1.6 MHz	
•	Changed typical Line regulation from 0.5% to 0.3 %	. 7
•	Changed typical Load regulation from 0.5% to 0.1%	. 7
•	Changed Quiescent Current vs. Temperature Curve for TPS63805 in Typical Characteristics	. 8
•	Changed Typical Characteristics shutdown current vs. temperature curve for TPS63805	. 8
Ch	nanges from Original (July 2018) to Revision A Page 1	ge
•	Changed the document status from Advanced Information to Production Data for the TPS63805	. 1



5 Description (continued)

The TPS63806 is optimized for applications where the load-step response under a heavy load profile is a concern.


The TPS63805 and TPS63806 come in a 1.4 mm x 2.3 mm package. The device works with tiny passive components to keep the overall solution size small.

6 Device Comparison Table

PART NUMBER	OUTPUT VOLTAGE (V _O)	I _(Q;VIN) (TYP.)	C _(O,EFF) (MIN.)	V _{PP} LOAD TRANSIENT RESPONDS (TYP.)
TPS63805	Adjustable	11 μΑ	7 μF	320 mV
TPS63806	Adjustable	13 μΑ	21 µF	180 mV

7 Pin Configuration and Functions

WCSP Package Top View



Pin Functions Table

PIN NO NAME		DESCRIPTION		
B2, B3	B2, B3 L1 Connection for inductor			
A1	A1 EN Device Enable input. Set HIGH to enable and LOW to disable. It must not be left floating.			
C2, C3	GND	Power ground		
B1 MODE PFM/PWM mode selection. Set LOW for power safe mode, set HIGH for the left floating.		PFM/PWM mode selection. Set LOW for power safe mode, set HIGH for forced PWM mode. It must not be left floating.		
C1	AGND	Analog ground		
D2, D3	L2	Connection for inductor		
E2, E3	VOUT	Power stage output		
D1	FB	Voltage feedback sensing pin		
E1	PG	Power good indicator, open drain output. If not used can be left floating.		



8 Specifications

8.1 Absolute Maximum Ratings

over junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage ⁽²⁾	VIN, L1, L2, EN, MODE, VOUT, FB, PG	-0.3	6	V
voltage (=)	L1, L2 (AC, less than 10 ns)	-3	9	V
Operating junction temperatu	Operating junction temperature, T _J		150	°C
Storage temperature, T _{stg}	orage temperature, T _{stg}		150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground pin.

8.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
VI	Input voltage		1.3 (1)		5.5	V
Vo	Output voltage		1.8		5.2 ⁽²⁾	V
Cı	Effective capacitance connected to V _{IN}		4	5		μF
L	Effective inductance		0.37	0.47	0.57	μН
<u></u>	TDC6290F Effective canaditance connected to V	$1.8 \text{ V} \le \text{V}_{\text{O}} \le 2.3 \text{ V}$	10			μF
Co	TPS63805 Effective capacitance connected to V _{OUT}	V _O > 2.3 V	7	8.2		μF
^	TDCC200C: Effective conscitance connected to V	$1.8 \text{ V} \le \text{V}_{\text{O}} < 2.3 \text{ V}$	30			μF
Co	TPS63806; Effective capacitance connected to V _{OUT}	V _O > 2.3 V	21	27		μF
TJ	Operating junction temperature	Operating junction temperature	-40		125	°C

⁽¹⁾ Minimum startup voltage of V_I > 1.8 V until power good

8.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

		TPS63805, TPS63806	
	THERMAL METRIC ⁽¹⁾	3x5 Ball WCSP	UNIT
		15 PINS	
$R_{\Theta JA}$	Junction-to-ambient thermal resistance	78.8	°C/W
$R_{\Theta JC(top)}$	Junction-to-case (top) thermal resistance	0.6	°C/W
$R_{\Theta JB}$	Junction-to-board thermal resistance	19.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	19.5	°C/W
R _{⊕JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ V_O margin for accuracy and load steps is considerd in absolut maximum ratings



8.5 Electrical Characteristics

 V_{IN} = 1.8 V to 5.5 V, V_{OUT} = 1.8 V to 5.2 V , T_J = -40°C to +125°C, typical values are at V_{IN} = 3.6 V, V_{OUT} = 3.3 V and T_J = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	NS	MIN	TYP	MAX	UNIT
SUPPLY							
V _{IN;LOAD}	Minimum input voltage for full load, once started	I _{OUT} = 2 A, VOUT = 3.3 V, T _J = 25°C			2.3		V
$I_{Q;VIN}$	Quiescent current into VIN	TPS63805; $T_J = 25$ °C, $EN = V_{IN} = 3.6$ switching	3 V, V _{OUT} = 3.3 V, not		11		μА
I _{Q;VIN}	Quiescent current into VIN	TPS63806; $T_J = 25$ °C, $EN = V_{IN} = 3.6$ switching	S V, V _{OUT} = 3.3 V, not		13		μА
I _{SD}	Shutdown current into VIN	$EN = Iow, -40^{\circ}C \le T_{J} \le 85^{\circ}C, V_{IN} = 3.$	6 V, V _{OUT} = 0 V		45	600	nA
111/10	Undervoltage lockout threshold	V _{IN} falling, VOUT ≥ 1.8 V, once starte	ed	1.2	1.25	1.29	V
UVLO	Undervoltage lockout threshold	V _{IN} rising		1.6	1.7	1.79	V
T _{SD}	Thermal shutdown	Temperature rising			150		°C
T _{SD;HYST}	Thermal shutdown hysteresis				20		°C
SOFT-STA	RT, POWER GOOD						
T _{ramp}	Soft-start, Current limit ramp time	$T_J = 25$ °C, $V_{IN} = 3.6$ V, $V_{OUT} = 3.3$ V first switching to power good	, I _O = 3.5 A, time from		224		μs
T_{delay}	Delay from EN-edge until rising V _{OUT}	$T_J = 25^{\circ}\text{C}, \ \ V_{\text{IN}} = 3.6 \ \text{V}, \ V_{\text{OUT}} = 3.3 \ \text{V}, \ \text{Delay from EN-edge}$ until rising first switching			321		μs
LOGIC SIG	SNALS EN, MODE						
V _{THR;EN}	Threshold Voltage rising for EN- Pin			1.07	1.1	1.13	V
V _{THF;EN}	Threshold Voltage falling for EN- Pin				1	1.03	V
V_{IH}	High-level input voltage						V
V_{IL}	Low-level input voltage					0.4	V
$V_{PG;rising}$	Power Cood threshold voltage	VOUT rising, referenced to VOUT no	minal		95		%
$V_{PG;falling}$	Power Good threshold voltage	VOUT falling, referenced to VOUT no	ominal		90		%
$V_{PG;Low}$	Power Good low-level output voltage	I _{SINK} = 1 mA				0.4	V
t _{PG;delay}	Power Good delay time	V _{FB} falling			14		μs
I_{lkg}	Input leakage current				0.01	0.2	μΑ
OUTPUT							
I _{SD}	Shutdown current into VOUT	$EN = low, -40^{\circ}C \le T_{J} \le 85^{\circ}C, V_{IN} = 3.0$	6 V, V _{OUT} = 3.3 V		±0.5	±600	nA
V_{FB}	Feedback Regulation Voltage				500		mV
V_{FB}	Feedback Voltage accuracy	PWM mode		-1		1	%
	Overvoltage Protection Threshold	V _{OUT} rising		5.5	5.7	5.9	V
	Overvoltage Protection Threshold	V _{IN} rising		5.5	5.7	5.9	V
I _{PWM/PFM}	Peak Inductor Current to enter PFM-Mode	V _{IN} = 3.6 V; V _{OUT} = 3.3 V			1.06		Α
I _{FB}	Feedback Input Bias Current	V _{FB} = 500 mV			5	100	nA
	Peak Current Limit, Boost Mode			4	5	5.75	Α
I _{PK}	Peak Current Limit, Buck-Boost Mode	TPS63805; V _{IN} ≥ 2.5 V			5		Α
	Peak Current Limit, Buck Mode				3.8		Α
	Peak Current Limit, Boost Mode			4.4	5.5	6.25	Α
I _{PK}	Peak Current Limit, Buck-Boost Mode	TPS63806; V _{IN} ≥ 2.5V			5.5		Α
	Peak Current Limit, Buck Mode				4		Α
I _{PK;Reverse}	Peak Current Limit for Reverse Operation	V _I = 5 V, V _O = 3.3 V			-0.9		Α
Buck	High-side FET on-resistance		V _{IN} = 3 V, V _{OUT} = 3.3 V; I _O = 0.5 A		47		mΩ
$R_{DS;ON}$	Low-side FET on-resistance		V _{IN} = 3 V, V _{OUT} = 3.3 V; I _O = 0.5 A		30		mΩ




Electrical Characteristics (continued)

 $V_{IN}\!\!=1.8~V~to~5.5~V,~V_{OUT}=1.8~V~to~5.2~V~,~T_{J}\!\!=-40^{\circ}C~to~+125^{\circ}C,~typical~values~are~at~V_{IN}\!\!=3.6~V,~V_{OUT}=3.3~V~and~T_{J}\!\!=25^{\circ}C~(unless~otherwise~noted)$

	PARAMETER	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
Boost	High-side FET on-resistance	V _{IN} = 3 V, V _{OUT} = 3.3 V; I _(L1) = 0.19 A	V _{IN} = 3 V, V _{OUT} = 3.3 V; I _O = 0.5 A		43		mΩ
R _{DS;ON}	Low-side FET on-resistance	V _{IN} = 3 V, V _{OUT} = 3.3 V; I _(L1) = 0.19 A	V _{IN} = 3 V, V _{OUT} = 3.3 V; I _O = 0.5 A		18		mΩ
	Inductor Switching Frequency, Boost Mode	V _{IN} = 2.3V, V _{OUT} = 3.3V, no Load 25°C	$V_{\rm IN}$ = 2.3V, $V_{\rm OUT}$ = 3.3V, no Load, MODE = HIGH, $T_{\rm J}$ = 25°C		2.1		MHz
f _{SW}	Inductor Switching Frequency, Buck-Boost Mode	V _{IN} = 3.3V, V _{OUT} = 3.3V, no Load 25°C	, MODE = HIGH, T _J =		1.4		MHz
	Inductor Switching Frequency, Buck Mode	$V_{IN} = 4.3, V_{OUT} = 3.3V$, no Load, I 25°C	MODE = HIGH, T _J =		1.6		MHz
	Line regulation	V _{IN} = 2.4 V to 5.5 V, V _{OUT} = 3.3V,	V _{IN} = 2.4 V to 5.5 V, V _{OUT} = 3.3V, I _{OUT} = 2 A		0.3		%
	Load regulation	V_{IN} = 3.6 V, V_{OUT} = 3.3V, I_{OUT} = 0 mode	$V_{\rm IN}$ = 3.6 V, $V_{\rm OUT}$ = 3.3V, $I_{\rm OUT}$ = 0 A to 2 A, forced-PWM mode		0.1		%



8.6 Typical Characteristics






9 Detailed Description

9.1 Overview

The TPS63805 and TPS63806 buck-boost converter use four internal switches to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over a wide input voltage and output load range. To regulate the output voltage at all possible input voltage conditions, the device automatically transitions between buck, buck-boost, and boost operation as required by the operating conditions. Therefore, it operates as a buck converter when the input voltage is higher than the output voltage, and as a boost converter when the input voltage is lower than the output voltage. When the input voltage is close to the output voltage, it operates in a 3-cycle buck-boost operation. In this mode, all four switches are active (see Buck-Boost Operation). The RMS current through the switches and the inductor is kept at a minimum to minimize switching and conduction losses. Controlling the switches this way allows the converter to always keep high efficiency over the complete input voltage range. The device provides a seamless transition between all modes.

9.2 Functional Block Diagram





9.3 Feature Description

9.3.1 Control Loop Description

The TPS63805 and TPS63806 use a peak current mode control architecture. It has an inner current loop where it measures the peak current of the boost high-side MOSFET and compares it to a reference current. This current is the output of the outer voltage loop. It measures the output voltage via the FB-pin and compares it with the internal voltage reference. That means, the outer voltage loop measures the voltage error (V_{REF} - V_{FB}), and transforms it into the system current demand (I_{REF}) for the inner current loop.

Figure 4 shows the simplified schematic of the control loop. The error amplifier and the type-2 compensation represent the voltage loop. The voltage output is converted into the reference current IREF and fed into the current comparator.

The scheme shows the skip-comparator handling the power-save mode (PFM) to achieve high efficiency at light loads. See *Power Save Mode Operation* for further details.




Figure 4. Control Loop Architecture Scheme

9.3.2 Precise Device Enable: Threshold- or Delayed Enable

The enable-pin is a digital input to enable or disable the device by applying a high or low level. The device enters shutdown when EN is set low. In addition, this input features a precise threshold and can be used as a comparator that enables and disables the part at a defined threshold. This allows you to drive the state by a slowly changing voltage and enables the use of an external RC network to achieve a precise power-up delay. The enable pin can also be used with an external voltage divider to set a user-defined minimum supply voltage. For proper operation, the EN pin must be terminated and must not be left floating.




Figure 5. Circuit Example for How to Use the Precise Device Enable Feature



Feature Description (continued)

9.3.3 Mode Selection (PFM/PWM)

The mode-pin is a digital input to enable the automatic PWM/PFM mode that features the highest efficiency by allowing pulse-frequency-modulation for lower output currents. This mode is enabled by applying a low level. The device can be forced in PWM operation regardless of the output current to achieve minimum output ripple by applying a high level. This pin must not be left floating.

9.3.4 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. It activates the device once the input voltage (V_I) has increased the UVLO_{rising} value. Once active, the device allows operation down to even smaller input voltages, which is determined by the UVLO_{falling}. This behavior requires V_O to be higher than the minimum value of 1.8 V.




Figure 6. Rising and Falling Undervoltage Lockout Behavior

9.3.5 Soft-start

To minimize inrush current and output voltage overshoot during start-up, the device features a controlled soft start-up. After the device is enabled, the device starts all internal reference and control circuits within the enable delay time, T_{delay} . After that, the maximum switch current limit rises monotonically from 0 mA to the current limit. The loop stops switching once V_0 is reached. This allows a quick output voltage raise for small capacitors at the output. The bigger the output capacitor, the longer it takes to settle V_0 . A potential load during start is lengthening the ramp as well. The raise of the current limit allows the smallest inrush current for no-load conditions, as well as the possibility to start into high loads at start-up.

Feature Description (continued)




Figure 7. Device Start-up Scheme

9.3.6 Adjustable Output Voltage

The output voltage of the device is adjusted by applying an external resistive divider between V_O , the FB-pin, and GND. This allows you to program the output voltage in the recommended range. The divider must provide a low-side resistor of less than 100 k Ω . The high-side resistor is chosen accordingly.

9.3.7 Overtemperature Protection - Thermal Shutdown

The device has a built-in temperature sensor which monitors the junction temperature. If the temperature exceeds the threshold, the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at junction temperatures at the overtemperature threshold.

9.3.8 Input Overvoltage - Reverse-Boost Protection (IVP)

The TPS63805 and TPS63806 can operate in reverse mode where the device transfers energy from the output back to the input. If the source is not able to sink the revers current, the negative current builds up a charge to the input capacitance and V_{IN} rises. To protect the device and other components from that scenario, the device features an input voltage protection (IVP) for reverse boost operation. Once the input voltage is above the threshold, the converter forces PFM mode and the negative current operation is interrupted.

The PG signal goes low to indicate that behavior.

9.3.9 Output Overvoltage Protection (OVP)

In case of a broken feedback-path connection, the device can loose $V_{\rm O}$ information and is not able to regulate. To avoid an uncontrolled boosting of $V_{\rm O}$, the TPS63805 and TPS63806 feature output overvoltage protection. It measures the voltage on the VOUT pin and stops switching when $V_{\rm O}$ is greater than the threshold to avoid harm to the converter and other components.



Feature Description (continued)

9.3.10 Power-Good Indicator

The power good goes high-impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. This feature also indicates overvoltage and device shutdown cases as shown in Table 1. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power-good output requires a pullup resistor connecting to any voltage rail less than 5.5 V. The PG signal can be used to sequence multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

	LOGIC SIGNALS					
EN	Vo	V _I	OVP	IVP	PG LOGIC STATUS	
Х	< 1.8 V	< UVLO_R	X	X	Undefined	
LOW	X	> UVLO_F	X	X	LOW	
HIGH	$V_O < 0.9 \times target-V_O$	> 1.3V	X	X	LOW	
HIGH	Х	> UVLO_F	HIGH	X	LOW	
HIGH	X	> UVLO_F	X	HIGH	LOW	
HIGH	$V_O > 0.95 \times \text{target-}V_O$	> UVLO_F	LOW	LOW	HIGH Z	

Table 1. Power-Good Indicator Truth Table

9.4 Device Functional Modes

9.4.1 Peak-Current Mode Architecture

The TPS63805 and TPS63806 are based on a peak-current mode architecture. The error amplifier provides a peak-current target (voltage that is translated into an equivalent current, see Figure 4), based on the current demand from the voltage loop. This target is compared to the actual inductor current during the ON-time. The ON-time is ended once the inductor current is equal to the current target and OFF-time is initiated. The OFF-time is calculated by the control and a function of $V_{\rm I}$ and $V_{\rm O}$.




Figure 8. Peak-Current Architecture Operation

9.4.1.1 Reverse Current Operation, Negative Current

When the TPS63805 and TPS63806 are forced to PWM operation (MODE = HIGH), the device current can flow in reverse direction. This happens by the negative current capability of the TPS63805 and TPS63806. The error amplifier provides a peak-current target (voltage that is translated into an equivalent current, see Figure 4), even if the target has a negative value. The maximum average current is even more negative than the peak current.

Copyright © 2018–2019, Texas Instruments Incorporated

Device Functional Modes (continued)




Figure 9. Peak-Current Operation, Reverse Current

9.4.1.2 Boost Operation

When V_I is smaller than V_O (and the voltages are not close enough to trigger buck-boost operation), the TPS63805 and TPS63806 operate in boost mode where the boost high-side and low-side switches are active. The buck high-side switch is always turned on and the buck low-side switch is always turned off. This lets the TPS63805 and TPS63806 operate as a classical boost converter.




Figure 10. Peak-Current Boost Operation

9.4.1.3 Buck-Boost Operation

When V_I is close to V_O , the TPS63805 and TPS63806 operate in buck-boost mode where all switches are active and the device repeats 3-cycles:

- T_{ON}: Boost-charge phase where boost low-side and buck high-side are closed and the inductor current is built
 up
- T_{OFF}: Buck discharge phase where boost high-side and buck low-side are closed and the inductor is discharged
- T_{COM}: V_I connected to V_O where all high-side switches are closed and the input is connected to the output



Device Functional Modes (continued)




Figure 11. Peak-Current Buck-Boost Operation

9.4.1.4 Buck Operation

When V_I is greater than V_O (and the voltages are not close enough to trigger buck-boost operation), the TPS63805 and TPS63806 operate in buck mode where the buck high-side and low-side switches are active. The boost high-side switch is always turned on and the boost low-side switch is always turned off. This lets the TPS63805 and TPS63806 operate as a classical buck converter.




Figure 12. Peak-Current Buck Operation

9.4.2 Power Save Mode Operation

Besides continuos conduction mode (PWM), the TPS63805 and TPS63806 feature power safe mode (PFM) operation to achieve high efficiency at light load currents. This is implemented by pausing the switching operation, depending on the load current.

The skip comparator manages the switching or pause operation. It compares the current demand signal from the voltage loop, I_{REF} , with the skip threshold, I_{SKIP} , as shown in Figure 4. If the current demand is lower than the skip value, the comparator pauses switching operation. If the current demand goes higher (due to falling V_O), the comparator activates the current loop and allows switching according to the loop behavior. Whenever the current loop has risen V_O by bringing charge to the output, the voltage loop output, I_{REF} (respectively V_{EA}), decreases. When I_{REF} falls below I_{SKIP} -hysteresis, it automatically pauses again.



Device Functional Modes (continued)




Figure 13. Power Safe Mode Operation Curves

9.4.2.1 Current Limit Operation

To limit current and protect the device and application, the maximum peak inductor current is limited internally on the IC. It is measured at the buck high-side switch which turns into an input current detection. To provide a certain load current across all operation modes, the boost and buck-boost peak current limit is higher than in buck mode. It limits the input current and allows no further increase of the delivered current. When using the device in this mode, it behaves similar to a current source.

The current limit depends on the operation mode (buck, buck-boost, or boost mode).



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPS63805 and TPS63806 are high efficiency, low quiescent current, non-inverting buck-boost converters, suitable for applications that need a regulated output voltage from an input supply that can be higher or lower than the output voltage.

10.2 Typical Application




Figure 14. TPS63805 3.3 V_{OUT} Typical Application




Figure 15. TPS63806 3.3 V_{OUT} Typical Application

10.2.1 Design Requirements

The design guideline provides a component selection to operate the device within the *Table 2*.

Table 2 shows the list of components for the application characteristic curves.

Copyright © 2018–2019, Texas Instruments Incorporated



Typical Application (continued)

Table 2. Matrix of Output Capacitor and Inductor Combinations for the TPS63805

NOMINAL	NOMINAL OUTPUT CAPACITOR VALUE [μF] ⁽²⁾					
INDUCTOR VALUE [µH] ⁽¹⁾	10	22	47	66	100	
0.47	-	+ (3)	+	+	+	

- (1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and -30%.
- (2) Capacitance tolerance and DC bias voltage derating is anticipated. The effective capacitance can vary by 20% and -50%.
- (3) TPS63805 typical application. Other check marks indicate possible filter combinations.

Table 3. Matrix of Output Capacitor and Inductor Combinations for TPS63806

NOMINAL	NOMINAL OUTPUT CAPACITOR VALUE [μF] ⁽²⁾					
INDUCTOR VALUE [µH] ⁽¹⁾	10	22	47	66	100	
0.47	-	-	+(3)	+	+	

- (1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and -30%.
- (2) Capacitance tolerance and DC bias voltage derating is anticipated. The effective capacitance can vary by 20% and -50%.
- (3) TPS63806 typical application. Other check marks indicate possible filter combinations.

10.2.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process, the *Absolute Maximum Ratings* outlines minimum and maximum values for inductance and capacitance. Take tolerance and derating into account when selecting nominal inductance and capacitance.

10.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS63805 device with the WEBENCH® Power Designer. Click here to create a custom design using the TPS63806 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}) , output voltage (V_{OUT}) , and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

10.2.2.2 Inductor Selection

The inductor selection is affected by several parameters such as the following:

- Inductor ripple current
- Output voltage ripple
- Transition point into power save mode
- Efficiency

See Table 4 for typical inductors.



For high efficiencies, the inductor must have a low DC resistance to minimize conduction losses. Especially at high-switching frequencies, the core material has a high impact on efficiency. When using small chip inductors, the efficiency is reduced, mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady-state operation is calculated using Equation 2. Only the equation which defines the switch current in boost mode is shown because this provides the highest value of current and represents the critical current value for selecting the right inductor.

Duty Cycle Boost
$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$

$$I_{PEAK} = \frac{Iout}{\eta \times (1 - D)} + \frac{Vin \times D}{2 \times f \times L}$$
(1)

where

- D = Duty Cycle in Boost mode
- f = Converter switching frequency
- L = Inductor value
- η = Estimated converter efficiency (use the number from the efficiency curves or 0.9 as an assumption) (2)

NOTE

The calculation must be done for the minimum input voltage in boost mode.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It is recommended to choose an inductor with a saturation current 20% higher than the value calculated using Equation 2. Table 4 lists the possible inductors.

Table 4. List of Recommended Inductors (1)

INDUCTOR VALUE [µH]	SATURATION CURRENT [A]	DCR [mΩ]	PART NUMBER	MANUFACTURER	SIZE (LxWxH mm)
0.47	5.4	7.6	XFL4015-471ME	Coilcraft	4 x 4 x 2
0.47	5.5	26	DFE201612E	Toko	2.0 x 1.6 x 1.2

⁽¹⁾ See Third-party Products Disclaimer.

10.2.2.3 Output Capacitor Selection

For the output capacitor, it is recommended to use small ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC. The recommended nominal output capacitor value is a single 22 μ F for the TPS63805 and 2x47 μ F for the TPS63806 for all programmed output voltages \leq 3.6 V. Above that voltage, 2x22 μ F for the TPS63805 and 3x47 μ F for the TPS63806 capacitors are recommended.

It is important that the effective capacitance is given according to the recommended value in *Recommended Operating Conditions*. In general, consider DC bias effects resulting in less effective capacitance. The choice of the output capacitance is mainly a trade-off between size and transient behavior since higher capacitance reduces transient response overshoot and undershoot and increases transient response time. Table 5 lists possible output capacitors.

There is no upper limit for the output capacitance value.

Table 5. List of Recommended Capacitors⁽¹⁾

CAPACITOR [µF]	VOLTAGE RATING [V]	ESR [mΩ]	PART NUMBER	MANUFACTURER	SIZE (METRIC)
22	6.3	10	GRM188R60J226MEA0	Murata	0603 (1608)
22	6.3	10	GRM187R61A226ME15	Murata	0603 (1608)
22	10	40	GRM188R61A226ME15	Murata	0603 (1608)

(1) See Third-party Products Disclaimer.



Table 5. List of Recommended Capacitors⁽⁾ (continued)

CAPACITOR [µF]	VOLTAGE RATING [V]	ESR [m Ω]	PART NUMBER	MANUFACTURER	SIZE (METRIC)
22	10	10	GRM187R60J226ME15	Murata	0603 (1608)
47	6.3	43	GRM188R60J476ME15	Murata	0603 (1608)
47	6.3	43	GRM219R60J476ME44	Murata	0805 (2012)

10.2.2.4 Input Capacitor Selection

A 10 μF input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended. This capacitance can be increased without limit. If the input supply is located more than a few inches from the TPS63805 and TPS63806 converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 μF is a typical choice.

Table 6. List of Recommended Capacitors⁽¹⁾

CAPACITOR [µF]	VOLTAGE RATING [V]	ESR [m Ω]	PART NUMBER	MANUFACTURER	SIZE (METRIC)
10	6.3	10	GRM188R60J106ME84	Murata	0603 (1608)
10	10	40	GRM188R61A106ME69	Murata	0603 (1608)
22	6.3	10	GRM188R60J226MEA0	Murata	0603 (1608)

⁽¹⁾ See Third-party Products Disclaimer.

10.2.2.5 Setting The Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is 500 mV nominal. The low-side resistor R2 (between FB and GND) must not exceed 100 k Ω . The high-side resistor (between FB and VOUT) R1 is calculated by Equation 3.

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1 \right)$$

where

•
$$V_{FB} = 500 \text{ mV}$$
 (3)

Table 7. Resistor Selection for Typ. Voltages

V ₀ [V]	R1 [kΩ]	R2 [kΩ]
2.5	365	91
3.3	511	91
3.6	562	91
5	806	91

10.2.3 Application Curves

Table 8. Components for Application Characteristic Curves (1)

REFERENCE	DESCRIPTION	PART NUMBER	MANUFACTURER	COMMENT
L1	$0.47\mu H,4$ mm x 4 mm x 1.5 mm, 5.4 A, 7.6 m Ω	XFL4015-471ME	Coilcraft	
C1	10 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM188R60J106ME84	Murata	
C2	TPS63805 1x 22 μF, 0603, Ceramic Capacitor, ±20%, 10 V	GRM188R61A226ME15	Murata	TPS63805, V _O ≤ 3.6 V
C2	TPS63806 2x 47 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM188R60J476ME15	Murata	TPS63806, V _O ≤ 3.6 V

(1) See Third-party Products Disclaimer.



Table 8. Components for Application Characteristic Curves $^{\scriptsize 0}$ (continued)

REFERENCE	DESCRIPTION	PART NUMBER	MANUFACTURER	COMMENT
C2	TPS63805 2x 22 µF, 0603, Ceramic Capacitor, ±20%, 10 V	GRM188R61A226ME15	Murata	TPS63805, V _O > 3.6 V
C2	TPS63806 3x 47 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM188R60J476ME15	Murata	TPS63806, V _O > 3.6 V
R1	511 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	V _O = 3.3 V
R1	562 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	V _O = 3.6 V
R1	806 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	V _O = 5 V
R2	91 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	
R3	100 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	



Table 9. Typical Characteristics Curves

PARAMETER	CONDITIONS	FIGURE
Output Current Capability		
Typical Output Current Capability versus Input Voltage	V _O = 3.3 V, TPS63805	Figure 16
Typical Output Current Capability versus Input Voltage	V _O = 3.3 V, TPS63806	Figure 17
Switching Frequency (TPS63805, TPS63806)		
Typical Inductor Switching Frequency versus Input Voltage	I _O = 0 A, MODE = High	Figure 18
Typical Inductor Burst Frequency versus Output Current	V _O = 3.3 V	Figure 19
Efficiency (TPS63805)		
Efficiency versus Output Current (PFM/PWM)	V _I = 2.5 V to 4.2 V, V _O = 3.3 V, MODE = Low	Figure 20
Efficiency versus Output Current (PWM only)	V_1 = 2.5 V to 4.2 V, V_O = 3.3 V, MODE = High	Figure 21
Efficiency versus Output Current (PFM/PWM)	$V_I = 1.8 \text{ V to 5 V}, V_O = 3.3 \text{ V}, \text{MODE} = \text{Low}$	Figure 22
Efficiency versus Output Current (PWM only)	$V_I = 1.8 \text{ V to 5 V}, V_O = 3.3 \text{ V}, \text{MODE} = \text{High}$	Figure 23
Efficiency versus. Input Voltage (PFM/PWM)	$V_O = 3.3 \text{ V}, \text{MODE} = \text{Low}$	Figure 24
Efficiency versus Input Voltage (PWM only)	I _O = 1 A, MODE = High	Figure 25
Efficiency (TPS63806)		
Efficiency versus Output Current (PFM/PWM)	$V_I = 2.5 \text{ V to } 4.2, V_O = 3.3 \text{ V, MODE} = \text{Low}$	Figure 26
Efficiency versus Output Current (PWM only)	$V_{\rm I}$ = 2.5 V to 4.2 , $V_{\rm O}$ = 3.3 V, MODE = High	Figure 27
Efficiency versus Output Current (PFM/PWM)	$V_I = 1.8 \text{ V to 5}, V_O = 3.3 \text{ V}, \text{MODE} = \text{Low}$	Figure 28
Efficiency versus Output Current (PWM only)	$V_I = 2.5 \text{ V to 5}, V_O = 3.3 \text{ V}, \text{MODE} = \text{High}$	Figure 31
Efficiency versus Input Voltage (PFM/PWM)	V _O = 3.3 V, MODE = Low	Figure 30
Efficiency versus Input Voltage (PWM only)	I _O = 1 A, MODE = High	Figure 31
Regulation Accuracy (TPS63805)		
Load Regulation, PWM Operation	V _O = 3.3 V, MODE = High	Figure 32
Load Regulation, PFM/PWM Operation	V _O = 3.3 V, MODE = Low	Figure 33
Line Regulation, PWM Operation	I _O = 1 A, MODE = High	Figure 34
Line Regulation, PFM/PWM Operation	I _O = 1 A, MODE = Low	Figure 35
Regulation Accuracy (TPS63806)		
Load Regulation, PWM Operation	V _O = 3.3 V, MODE = High	Figure 36
Load Regulation, PFM/PWM Operation	V _O = 3.3 V, MODE = Low	Figure 37
Line Regulation, PWM Operation	I _O = 1 A, MODE = High	Figure 38
Line Regulation, PFM/PWM Operation	I _O = 1 A, MODE = Low	Figure 39
Switching Waveforms (TPS63805, TPS63806)		
Switching Waveforms, PFM Boost Operation	$V_1 = 2.3 \text{ V}, V_0 = 3.3 \text{ V}, \text{MODE} = \text{Low}$	Figure 40
Switching Waveforms, PFM Buck-Boost Operation	$V_1 = 3.3 \text{ V}, V_0 = 3.3 \text{ V}, \text{MODE} = \text{Low}$	Figure 41
Switching Waveforms, PFM Buck Operation	$V_{I} = 4.3 \text{ V}, V_{O} = 3.3 \text{ V}, \text{MODE} = \text{Low}$	Figure 42
Switching Waveforms, PWM Boost Operation	$V_{I} = 2.3 \text{ V}, V_{O} = 3.3 \text{ V}, \text{MODE} = \text{High}$	Figure 43
Switching Waveforms, PWM Buck-Boost Operation	$V_I = 3.3 \text{ V}, V_O = 3.3 \text{ V}, \text{MODE} = \text{High}$	Figure 44
Switching Waveforms, PWM Buck Operation	V _I = 4.3 V, V _O = 3.3 V, MODE = High	Figure 45
Transient Performance (TPS63805)		
Load Transient, PFM/PWM Boost Operation	$V_1 = 2.5 \text{ V}, V_O = 3.3 \text{ V}, \text{Load} = 100 \text{ mA to} \\ 1A, \text{MODE} = \text{Low}$	Figure 46
Load Transient, PFM/PWM Buck-Boost Operation	$V_1 = 3.3 \text{ V}, V_0 = 3.3 \text{ V}, \text{Load} = 100 \text{ mA to}$ 1A, MODE = Low	Figure 47
Load Transient, PFM/PWM Buck Operation	V_1 = 4.2 V, V_O = 3.3V, Load = 100 mA to 1A, MODE = Low	Figure 48
Load Transient, PWM Boost Operation	$V_1 = 2.5 \text{ V}, V_0 = 3.3 \text{ V}, \text{Load} = 100 \text{ mA to} \\ 1A, \text{MODE} = \text{High}$	Figure 49


Submit Documentation Feedback




Table 9. Typical Characteristics Curves (continued)

PARAMETER	CONDITIONS	FIGURE
Load Transient, PWM Buck-Boost Operation	V_I = 3.3 V, V_O = 3.3 V, Load = 100 mA to 1A, MODE = High	Figure 50
Load Transient, PWM Buck Operation	V_I = 4.2 V, V_O = 3.3 V, Load = 100 mA to 1A, MODE = High	Figure 51
Line Transient, PWM Operation	V_I = 2.3 V to 4.3 V, V_O = 3.3 V, Load = 0.5 A , MODE = Low	Figure 52
Line Transient, PWM Operation	$V_{\rm I}$ = 2.3 V to 4.3 V, $V_{\rm O}$ = 3.3 V, Load = 1 A , MODE = Low	Figure 53
Line Transient, PWM Operation	V_I = 3 V to 3.6 V, V_O = 3.3 V, Load = 0.5 A , MODE = Low	Figure 54
Transient Performance (TPS63806)		
Load Transient, PFM/PWM Boost Operation	$V_1 = 2.3 \text{ V}, V_0 = 3.3 \text{ V}, \text{Load} = 25\% \text{ to } 75\%,$ MODE = Low	Figure 55
Load Transient, PFM/PWM Buck-Boost Operation	$V_1 = 3.3 \text{ V}, V_0 = 3.3 \text{ V}, \text{Load} = 25\% \text{ to } 75\%, \\ \text{MODE} = \text{Low}$	Figure 56
Load Transient, PFM/PWM Buck Operation	V_{I} = 4.3 V, V_{O} = 3.3 V, Load = 25% to 75%, MODE = Low	Figure 57
Load Transient, PWM Boost Operation	V_{I} = 2.3 V, V_{O} = 3.3 V, Load = 25% to 75%, MODE = High	Figure 58
Load Transient, PWM Buck-Boost Operation	V_{I} = 3.3 V, V_{O} = 3.3 V, Load = 25% to 75%, MODE = High	Figure 59
Load Transient, PWM Buck Operation	$V_1 = 4.3 \text{ V}, V_0 = 3.3 \text{ V}, \text{Load} = 25\% \text{ to } 75\%, \\ \text{MODE} = \text{High}$	Figure 60
Line Transient, PWM Operation	V_I = 2.3 V to 4.3 V, V_O = 3.3 V, Load = 0.5 A , MODE = Low	Figure 61
Line Transient, PWM Operation	V_{I} = 2.3 V to 4.3 V, V_{O} = 3.3 V, Load = 1 A , MODE = Low	Figure 62
Line Transient, PWM Operation	V_{I} = 3 V to 3.6 V, V_{O} = 3.3 V, Load = 0.5 A , MODE = Low	Figure 63
Pulsed load, PWM Operation	V_{I} = 2.8 V, V_{O} = 3.3 V, Load = 50 mA to 5 A, with 1 MHz and 50% duty cycle, t_{r} = 120 ns, t_{f} = 60 ns, MODE = High	Figure 64
Pulsed load, PWM Operation	$V_{l}=3.3$ V, $V_{O}=3.3$ V, Load = 50 mA to 5 A, with 1 MHz and 50% duty cycle, $t_{r}=120$ ns, $t_{f}=60$ ns, MODE = High	Figure 65
Pulsed load, PWM Operation	V_I = 4.2 V, V_O = 3.3 V, Load = 50 mA to 5 A, with 1 MHz and 50% duty cycle, t_r = 120 ns t_f = 60 ns, MODE = High	Figure 66
Start-up (TPS63805, TPS63806)		
Start-up Behavior from Rising Enable, PFM Operation	V_I = 2.2 V, V_O = 3.3 V, Load = 10 mA, MODE = Low	Figure 67
Start-up Behavior from Rising Enable, PWM Operation	V_I = 2.2 V, V_O = 3.3 V, Load = 10 mA, MODE = High	Figure 68



















































11 Power Supply Recommendations

The TPS63805 and TPS63806 device families have no special requirements for its input power supply. The input power supply output current needs to be rated according to the supply voltage, output voltage, and output current of the TPS63805 and TPS63806.

12 Layout

12.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TPS63805 and TPS63806 device.

- Place input and output capacitors as close as possible to the IC. Traces need to be kept short. Route wide
 and direct traces to the input and output capacitor results in low trace resistance and low parasitic
 inductance.
- 2. Separate AGND and PGND. Do not connect AGND and PGND directly at the IC. See Figure 69 as an example.
- 3. Use a common-power GND, but connect AGND and PGND through a via at a different layer.
- 4. Use separate traces for the supply voltage of the power stage and the supply voltage of the analog stage.
- 5. The sense trace connected to FB is signal trace. Keep these traces away from L1 and L2 nodes.

12.2 Layout Example




Figure 69. TPS63805 and TPS63806 Layout

Submit Documentation Feedback



13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.1.2 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS63805 device with the WEBENCH® Power Designer. Click here to create a custom design using the TPS63806 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

13.1.3 Development Support

QFN/SON Package FAQs

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 10. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS63805	Click here	Click here	Click here	Click here	Click here
TPS63806	Click here	Click here	Click here	Click here	Click here

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

13.5 Trademarks

E2E is a trademark of Texas Instruments.



13.5 Trademarks (continued)

All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

2-Oct-2019

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS63805YFFR	ACTIVE	DSBGA	YFF	15	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	TPS63805	Samples
TPS63805YFFT	ACTIVE	DSBGA	YFF	15	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	TPS63805	Samples
TPS63806YFFR	ACTIVE	DSBGA	YFF	15	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 125	TPS63806	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

2-Oct-2019

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 2-Oct-2019

TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

ni dinensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS63805YFFR	DSBGA	YFF	15	3000	180.0	8.4	1.5	2.42	0.75	4.0	8.0	Q1
TPS63805YFFT	DSBGA	YFF	15	250	180.0	8.4	1.5	2.42	0.75	4.0	8.0	Q1
TPS63806YFFR	DSBGA	YFF	15	3000	180.0	8.4	1.5	2.42	0.75	4.0	8.0	Q1

www.ti.com 2-Oct-2019




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS63805YFFR	DSBGA	YFF	15	3000	182.0	182.0	20.0
TPS63805YFFT	DSBGA	YFF	15	250	182.0	182.0	20.0
TPS63806YFFR	DSBGA	YFF	15	3000	182.0	182.0	20.0



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated