

🕳 Order

Now









TCA9555 ZHCSJJ3E – JULY 2009 – REVISED APRIL 2019

# 具有中断输出和配置寄存器的 TCA9555 低电压 16 位 I<sup>2</sup>C 和 SMBus I/O

# 扩展器

- **1** 特性
- 低待机电流消耗,最大为 3.5µA
- I<sup>2</sup>C 至并行端口扩展器
- 开漏电路低电平有效中断输出
- 可耐受 5V 电压的 I/O 端口
- 兼容大多数微控制器
- 400kHz 快速 I<sup>2</sup>C 总线
- 具有3个地址引脚的可配置从器件地址
- 极性反转寄存器
- 具有最大高电流驱动能力的锁存输出,可用于直接 驱动 LED
- 锁断性能超过 100mA,符合 JESD 78 II 类规范
- 静电放电 (ESD) 保护性能超过 JESD 22 规范的要求
  - 2000V 人体模型 (A114-A)
  - 1000V 充电器件模型 (C101)
- 2 应用
- 服务器
- 路由器(电信交换设备)
- 个人计算机
- 个人电子产品

- 工业自动化设备
- 采用 GPIO 受限处理器的产品

# 3 说明


该面向两线双向总线 (I<sup>2</sup>C) 的 16 位 I/O 扩展器专为 1.65V 至 5.5V V<sub>CC</sub> 工作电压而设计。它可通过 I<sup>2</sup>C 接 口为大多数微控制器系列产品提供通用远程 I/O 扩展。

TCA9555 由两个 8 位配置(输入或输出选择)、输入 端口、输出端口和极性反转(高电平有效或低电平有效 运行)寄存器组成。在加电时, I/O 被配置为输入。系 统主控制器可以通过写入 I/O 配置位将 I/O 启动为输入 或输出。每一个输入或者输出的数据被保存在相应的输 入或者输出寄存器内。输入端口寄存器的极性可借助极 性反转寄存器进行转换。

器件信息<sup>(1)</sup>

	御门间心"						
器件型号	封装	封装尺寸(标称值)					
	TSSOP (24) PW	7.80mm x 4.40mm					
TCA9555	SSOP (24) DB	8.20mm x 5.30mm					
TCA9555	WQFN (24) RTW	4.00mm x 4.00mm					
	VQFN (24) RGE	4.00mm x 4.00mm					

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。



简化原理图



# 目录

1	特性	
2	应用	1
3	说明	
4	修订	历史记录
5	说明	(续)3
6		Configuration and Functions 4
7	Spe	cifications5
	7.1	Absolute Maximum Ratings5
	7.2	ESD Ratings 5
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 6
	7.5	Electrical Characteristics 6
	7.6	I <sup>2</sup> C Interface Timing Requirements7
	7.7	Switching Characteristics 8
	7.8	Typical Characteristics 9
8	Para	ameter Measurement Information 12
9	Deta	ailed Description 15
	9.1	Overview 15
	9.2	Functional Block Diagram 15

# 4 修订历史记录

2

注: 之前版本的页码可能与当前版本有所不同。

Cł	Changes from Revision D (July 2016) to Revision E Pa				
•	更改了器件信息表	1			
•	Changed the Pin Configuration images	. 4			

## Changes from Revision C (June 2016) to Revision D

• Ē	已添加 向器件信息 表中添加了	DB 封装	1
-----	-----------------	-------	---

# Changes from Revision A (July 2009) to Revision B

•	已添加 添加了引脚配置和功能 部分、ESD 额定值 表、特性 说明 部分、器件功能模式、应用和实施 部分、电源建议	2
	部分、布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分	1

# Changes from Revision B (July 2015) to Revision C

•	已添加 向器件信息 表中添加了 RGE 封装	. 1
•	Changed $V_{IH}$ for I <sup>2</sup> C pins limited to $V_{CC}$ , with note allowing higher voltage	. 5
•	Added I <sub>OL</sub> for different T <sub>j</sub>	5
•	Removed $\Delta I_{CC}$ spec from the <i>Electrical Characteristics</i> table, added $\Delta I_{CC}$ typical characteristics graph	. 6
•	Changed I <sub>CC</sub> standby into different input states	. 7
•	Changed C <sub>io</sub> maximum	. 7
•	Changed Typical characteristic plots with updated data	. 9
•	POR requirements, bounded lowest voltage allowed during glitch	30
-		

	9.3 I	Feature Description	15
	9.4 I	Device Functional Modes	16
	9.5 l	Programming	16
	9.6 I	Register Maps	24
10	Appl	ication and Implementation	25
	10.1	Application Information	25
	10.2	Typical Application	25
11	Powe	er Supply Recommendations	29
12	Layo	ut	31
	12.1	Layout Guidelines	31
	12.2	Layout Example	31
13	器件	和文档支持	32
	13.1	文档支持	32
	13.2	接收文档更新通知	32
	13.3	社区资源	32
	13.4	商标	32
	13.5	静电放电警告	32
	13.6	术语表	32
14	机械、	、封装和可订购信息	32



# www.ti.com.cn

# Page

Page

Page




#### 5 说明 (续)


除了包含内部 I/O 上拉电阻器之外,TCA9555 与 TCA9535 相同,该电阻器在配置为输入和未驱动时,可将 I/O 拉 至默认高电平。

三个硬件引脚(A0、A1 和 A2)用于对 I<sup>2</sup>C 地址进行编程,该地址允许高达八个 TCA9555 器件共享同一个 I<sup>2</sup>C 总 线或 SMBus。TCA9555 的固定 I<sup>2</sup>C 地址与 PCF8575、PCF8575C 和 PCF8574 相同,最多允许这些器件中任意 八个共享同一个 I<sup>2</sup>C 总线或 SMBus。

# 6 Pin Configuration and Functions



#### RTW, RGE Package 24-Pin WQFN, VQFN with Exposed Thermal Pad Top View



The exposed thermal pad, if used, must be connected as a secondary ground or left electrically open.

#### **Pin Functions**

PIN					
NO.		TYPE	DESCRIPTION		
NAME	DB, PW	RTW, RGE			
A0	21	18	Input	Address input 0. Connect directly to $V_{CC}$ or ground	
A1	2	23	Input	Address input 1. Connect directly to $V_{CC}$ or ground	
A2	3	24	Input	Address input 2. Connect directly to $V_{CC}$ or ground	
GND	12	9	GND	Ground	
INT	1	22	Output	Interrupt output. Connect to $V_{CC}$ through a pull-up resistor	
P00	4	1	I/O	P-port I/O. Push-pull design structure. At power on, P00 is configured as an input	
P01	5	2	I/O	P-port I/O. Push-pull design structure. At power on, P01 is configured as an input	
P02	6	3	I/O	P-port I/O. Push-pull design structure. At power on, P02 is configured as an input	
P03	7	4	I/O	P-port I/O. Push-pull design structure. At power on, P03 is configured as an input	
P04	8	5	I/O	P-port I/O. Push-pull design structure. At power on, P04 is configured as an input	
P05	9	6	I/O	P-port I/O. Push-pull design structure. At power on, P05 is configured as an input	
P06	10	7	I/O	P-port I/O. Push-pull design structure. At power on, P06 is configured as an input	
P07	11	8	I/O	P-port I/O. Push-pull design structure. At power on, P07 is configured as an input	
P10	13	10	I/O	P-port I/O. Push-pull design structure. At power on, P10 is configured as an input	
P11	14	11	I/O	P-port I/O. Push-pull design structure. At power on, P11 is configured as an input	
P12	15	12	I/O	P-port I/O. Push-pull design structure. At power on, P12 is configured as an input	
P13	16	13	I/O	P-port I/O. Push-pull design structure. At power on, P13 is configured as an input	
P14	17	14	I/O	P-port I/O. Push-pull design structure. At power on, P14 is configured as an input	
P15	18	15	I/O	P-port I/O. Push-pull design structure. At power on, P15 is configured as an input	
P16	19	16	I/O	P-port I/O. Push-pull design structure. At power on, P16 is configured as an input	
P17	20	17	I/O	P-port I/O. Push-pull design structure. At power on, P17 is configured as an input	
SCL	22	19	Input	Serial clock bus. Connect to V <sub>CC</sub> through a pull-up resistor	
SDA	23	20	Input	Serial data bus. Connect to $V_{CC}$ through a pull-up resistor	
V <sub>CC</sub>	24	21	Supply	Supply voltage	





# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		-0.5	6	V
VI	Input voltage <sup>(2)</sup>		-0.5	6	V
Vo	Output voltage <sup>(2)</sup>		-0.5	6	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-20	mA
I <sub>IOK</sub>	Input-output clamp current	$V_{O} < 0$ or $V_{O} > V_{CC}$		±20	mA
I <sub>OL</sub>	Continuous output low current	$V_{O} = 0$ to $V_{CC}$		50	mA
I <sub>OH</sub>	Continuous output high current	$V_{O} = 0$ to $V_{CC}$		-50	mA
	Continuous current through GND			-250	~ ^
I <sub>CC</sub>	Continuous current through V <sub>CC</sub>			160	mA
T <sub>j(MAX)</sub>	Maximum junction temperature			100	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

				MIN	MAX	UNIT		
$V_{CC}$	Supply voltage			1.65	5.5	V		
V	Lligh lovel input veltage	SCL, SDA		$0.7 \times V_{CC}$	$V_{CC}^{(1)}$	V		
VIH	High-level input voltage	A2-A0, P07-P00, P17-P1	0	$0.7 \times V_{CC}$	5.5	V		
V		SCL, SDA		-0.5	$0.3 \times V_{CC}$	V		
VIL	Low-level input voltage	A2-A0, P07-P00, P17-P1	A2–A0, P07–P00, P17–P10		$0.3 \times V_{CC}$	v		
I <sub>OH</sub>	High-level output current	P07–P00, P17–P10			-10	mA		
						25	-	
I <sub>OL</sub>	Low-level output current <sup>(2)</sup>	el output current <sup>(2)</sup> P07–P00, P17–P10	T <sub>j</sub> ≤ 85°C		18			
			T <sub>j</sub> ≤ 100°C		11			
	Low-level output current <sup>(2)</sup>	INT, SDA	T <sub>j</sub> ≤ 85°C		6	A		
I <sub>OL</sub>			T <sub>j</sub> ≤ 100°C		3.5	mA		
T <sub>A</sub>	Operating free-air temperature			-40	85	°C		

(1) For voltages applied above  $V_{CC},$  an increase in  $I_{CC}$  results.

(2) The values shown apply to specific junction temperatures, which depend on the R<sub>θJA</sub> of the package used. See the *Calculating Junction Temperature and Power Dissipation* section on how to calculate the junction temperature.

# 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>			TCA9555				
		PW (TSSOP)	DB (SSOP)	RTW (WQFN)	RGE (VQFN)	UNIT	
		24 PINS	24 PINS	24 PINS	24 PINS		
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	108.8	92.9	43.6	48.4	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54	53.5	46.2	58.1	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	62.8	50.4	22.1	27.1	°C/W	
ΨJT	Junction-to-top characterization parameter	11.1	21.9	1.5	3.3	°C/W	
ΨJB	Junction-to-board characterization parameter	62.3	50.1	22.2	27.2	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	10.7	15.3	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	Input diode clamp voltage		I <sub>I</sub> = -18 mA	1.65 V to 5.5 V	-1.2			V
V <sub>PORR</sub>	Power-on reset voltage, V <sub>CC</sub> r	ising	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	1.65 V to 5.5 V		1.2	1.5	V
VPORF	Power-on reset voltage, V <sub>CC</sub> fa	alling	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	1.65 V to 5.5 V	0.75	1		V
				1.65 V	1.2			
			1 0 m 1	2.3 V	1.8			
			$I_{OH} = -8 \text{ mA}$	3 V	2.6			
	Describials level as the description	- (2)		4.75 V	4.1			
V <sub>OH</sub>	P-port high-level output voltag	e <sup>(-)</sup>		1.65 V	1			V
			10	2.3 V	1.7			
			$I_{OH} = -10 \text{ mA}$	3 V	2.5			
				4.75 V	4			
		SDA	V <sub>OL</sub> = 0.4 V	1.65 V to 5.5 V	3			mA
	I am land a day to make	D	V <sub>OL</sub> = 0.5 V	1.65 V to 5.5 V	8			mA
I <sub>OL</sub>	Low-level output current	P port <sup>(3)</sup>	V <sub>OL</sub> = 0.7 V	1.65 V to 5.5 V	10			mA
		INT	V <sub>OL</sub> = 0.4 V	1.65 V to 5.5 V	3			mA
I <sub>I</sub>	Input leakage current	SCL, SDA Input Ieakage	$V_I = V_{CC}$ or GND	1.65 V to 5.5 V			±1	μΑ
I		A2–A0 Input leakage	$V_1 = V_{CC}$ or GND	1.65 V to 5.5 V			±1	μA
I <sub>IH</sub>	Input high leakage current	P port	$V_{I} = V_{CC}$	1.65 V to 5.5 V			1	μA
IIL	Input low leakage current	P port	$V_I = GND$	1.65 V to 5.5 V			-100	μA

- (1) All typical values are at nominal supply voltage (1.8-, 2.5-, 3.3-, or 5-V  $V_{CC}$ ) and  $T_A = 25^{\circ}C$ . (2) Each I/O must be externally limited to a maximum of 25 mA, and each octal (P07–P00 and P17–P10) must be limited to a maximum current of 100 mA, for a device total of 200 mA.
- The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07-P00 and 80 mA for P17-P10). (3)



# **Electrical Characteristics (continued)**

	PARAM	ETER		TEST CONDITIONS	V <sub>cc</sub>	MIN TYP <sup>(</sup>	) MAX	UNIT
					5.5 V	2	2 40	
		Operating		$I_0 = 0$ , I/O = inpute f = 400  kHz t	3.6 V	1	30	
		mode		$I/O = inputs, f_{SCL} = 400 \text{ kHz}, t_r$ = 3 ns, No load	2.7 V		3 19	μA
					1.95 V		5 11	
					5.5 V	1.	1.5	
laa	Quiescent current		Low	$V_{I} = GND$ , $I_{O} = 0$ , $I/O = inputs$ ,	3.6 V	0.	7 1.3	mA
ICC	Quiescent current		inputs	f <sub>SCL</sub> = 0 kHz, No load	2.7 V	0.	5 1	IIIA
		Standby			1.95 V	0.	3 0.9	
		mode			5.5 V	2.	5 3.5	
			High	$V_I = V_{CC}$ , $I_O = 0$ , $I/O = inputs$ ,	3.6 V		1.8	
			inputs	f <sub>SCL</sub> = 0 kHz, No load	2.7 V	0.	7 1.6	μA
					1.95 V	0.	5 1	
CI	Input capacitance	SCL		$V_I = V_{CC}$ or GND	1.65 V to 5.5 V		8 8	pF
C	Input output hin on	nacitanaa	SDA	V = V or CND	1.65 V to 5.5 V	:	9.5	pF
Cio	C <sub>io</sub> Input-output pin ca	pacitance	P port	$V_{IO} = V_{CC}$ or GND	1.00 V 10 5.5 V	3.	7 9.5	pΓ

over recommended operating free-air temperature range (unless otherwise noted)

# 7.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 19)

			MIN	MAX	UNIT
I <sup>2</sup> C BUS	-STANDARD MODE		L		
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time	4.7		μs	
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus		300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and sta	4.7		μs	
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setu	4.7		μs	
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hole	4		μs	
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		3.45	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.45	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF
I <sup>2</sup> C BUS	-FAST MODE				
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0		ns
t <sub>icr</sub>	I <sup>2</sup> C input rise time		20	300	ns

# I<sup>2</sup>C Interface Timing Requirements (continued)

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 19)

			MIN	MAX	UNIT
t <sub>icf</sub>	I <sup>2</sup> C input fall time		20 × (V <sub>CC</sub> / 5.5 V)	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus	20 × (V <sub>CC</sub> / 5.5 V)	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and star	1.3		μs	
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setu	0.6		μs	
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold	t	0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		0.6		μs
t <sub>vd(data)</sub>	Valid data time	SCL low to SDA output valid		0.9	μs
t <sub>vd(ack)</sub>	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		0.9	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400	pF

# 7.7 Switching Characteristics


over recommended operating free-air temperature range,  $C_L \le 100 \text{ pF}$  (unless otherwise noted) (see Figure 20 and Figure 21)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t <sub>iv</sub>	Interrupt valid time	P port	INT		4	μS
t <sub>ir</sub>	Interrupt reset delay time	SCL	INT		4	μS
	Output data valid; For $V_{CC}$ = 2.3 V–5.5 V	001	Dreat		200	ns
t <sub>pv</sub>	Output data valid; For $V_{CC}$ = 1.65 V–2.3 V	SCL	P port		300	ns
t <sub>ps</sub>	Input data setup time	P port	SCL	150		ns
t <sub>ph</sub>	Input data hold time	P port	SCL	1		μS



# 7.8 Typical Characteristics


 $T_A = 25^{\circ}C$  (unless otherwise noted)





# **Typical Characteristics (continued)**


 $T_A = 25^{\circ}C$  (unless otherwise noted)





# **Typical Characteristics (continued)**

 $T_A = 25^{\circ}C$  (unless otherwise noted)






Figure 14. I/O Source Current vs Output High Voltage for Different Temperature ( $T_A$ ) for V<sub>CC</sub> = 3.3 V





Figure 16. I/O Source Current vs Output High Voltage for Different Temperature ( $T_A$ ) for V<sub>CC</sub> = 5.5 V




0.6 V)


TEXAS INSTRUMENTS

www.ti.com.cn

# 8 Parameter Measurement Information



#### SDA LOAD CONFIGURATION




- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


# Figure 19. I<sup>2</sup>C Interface Load Circuit and Voltage Waveforms



### **Parameter Measurement Information (continued)**



#### INTERRUPT LOAD CONFIGURATION



- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- C. All parameters and waveforms are not applicable to all devices.


#### Figure 20. Interrupt Load Circuit and Voltage Waveforms


INSTRUMENTS

XAS

www.ti.com.cn







READ MODE (R/W = 1)

- A. C<sub>L</sub> includes probe and jig capacitance.
- B.  $~t_{pv}$  is measured from 0.7 x V\_{CC} on SCL to 50% I/O (Pn) output.
- C. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , t<sub>r</sub>/t<sub>f</sub>  $\leq$  30 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 21. P-Port Load Circuit and Voltage Waveforms




# 9 Detailed Description

# 9.1 Overview

The TCA9555 is a 16-bit I/O expander for the two-line bidirectional bus (I<sup>2</sup>C) is designed for 1.65-V to 5.5-V  $V_{CC}$  operation. It provides general-purpose remote I/O expansion for most microcontroller families via the I<sup>2</sup>C interface.

One of the features of the TCA9555, is that the INT output can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C bus. Thus, the TCA9555 can remain a simple slave device.

# 9.2 Functional Block Diagram



Pin numbers shown are for the PW package. All I/Os are set to inputs at reset.



# 9.3 Feature Description

## 9.3.1 5-V Tolerant I/O Ports

The TCA9555 features I/O ports which are tolerant of up to 5 V. This allows the TCA9555 to be connected to a large array of devices. To minimize ICC, any inputs must be sure that the input voltage stays within  $V_{IH}$  and  $V_{IL}$  of the device as described in the *Electrical Characteristics* table.



### Feature Description (continued)

#### 9.3.2 Hardware Address Pins

The TCA9555 features 3 hardware address pins (A0, A1, and A2) to allow the user to program the device's  $I^2C$  address by pulling each pin to either  $V_{CC}$  or GND to signify the bit value in the address. This allows up to 8 TCA9555 to be on the same bus without address conflicts. See the *Functional Block Diagram* to see the 3 pins. The voltage on the pins must not change while the device is powered up in order to prevent possible  $I^2C$  glitches as a result of the device address changing during a transmission. All of the pins must be tied either to  $V_{CC}$  or GND and cannot be left floating.

#### 9.3.3 Interrupt (INT) Output

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{iv}$ , the signal INT is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) bit after the rising edge of the SCL signal. Note that the INT is reset at the ACK just before the byte of changed data is sent. Interrupts that occur during the ACK clock pulse can be lost (or be very short) because of the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as INT.

Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register. Because each 8-bit port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1, or vice versa.

INT has an open-drain structure and requires a pull-up resistor to  $V_{CC}$  (typically 10 k $\Omega$  in value).

#### 9.4 Device Functional Modes

#### 9.4.1 Power-On Reset (POR)

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset circuit holds the TCA9555 in a reset condition until  $V_{CC}$  has reached  $V_{POR}$ . At that time, the reset condition is released, and the TCA9555 registers and I<sup>2</sup>C-SMBus state machine initialize to their default states. After that,  $V_{CC}$  must be lowered to below  $V_{PORF}$  and back up to the operating voltage for a power-reset cycle.

#### 9.4.2 Powered-Up

When power has been applied to  $V_{CC}$  above  $V_{POR}$ , and the POR has taken place, the device is in a functioning mode. In this state, the device is ready to accept any incoming I<sup>2</sup>C requests and is monitoring for changes on the input ports.

## 9.5 Programming

#### 9.5.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input. The input voltage may be raised above  $V_{CC}$  to a maximum of 5.5 V.

If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output Port register. In this case, there are low-impedance paths between the I/O pin and either  $V_{CC}$  or GND. The external voltage applied to this I/O pin must not exceed the recommended levels for proper operation. Figure 23 shows the simplified schematic of P-Port I/Os.



# **Programming (continued)**




Figure 23. Simplified Schematic of P-Port I/Os

## 9.5.2 I<sup>2</sup>C Interface

The TCA9555 has a standard bidirectional  $I^2C$  interface that is controlled by a master device in order to be configured or read the status of this device. Each slave on the  $I^2C$  bus has a specific device address to differentiate between other slave devices that are on the same  $I^2C$  bus. Many slave devices require configuration upon startup to set the behavior of the device. This is typically done when the master accesses internal register maps of the slave, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read. For more information see the *Understanding the I2C Bus* application report, SLVA704.

The physical I<sup>2</sup>C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to  $V_{CC}$  through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I<sup>2</sup>C lines. For further details, refer to  $l^2C$  Pull-up Resistor Calculation application report, SLVA689. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition.

Copyright © 2009–2019, Texas Instruments Incorporated



# **Programming (continued)**

Figure 24 and Figure 25 show the general procedure for a master to access a slave device:

- 1. If a master wants to send data to a slave:
  - Master-transmitter sends a START condition and addresses the slave-receiver.
  - Master-transmitter sends data to slave-receiver.
  - Master-transmitter terminates the transfer with a STOP condition.
- 2. If a master wants to receive or read data from a slave:
  - Master-receiver sends a START condition and addresses the slave-transmitter.
  - Master-receiver sends the requested register to read to slave-transmitter.
  - Master-receiver receives data from the slave-transmitter.
  - Master-receiver terminates the transfer with a STOP condition.





Figure 24. Definition of Start and Stop Conditions





#### Programming (continued)

Table 1 shows the interface definition.

DVTC				В	ΙТ			
BYTE	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I <sup>2</sup> C slave address	L	Н	L	L	A2	A1	A0	R/W
P0x I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00
P1x I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10

#### **Table 1. Interface Definition**

#### 9.5.2.1 Bus Transactions

Data is exchanged between the master and the TCA9555 through write and read commands, and this is accomplished by reading from or writing to registers in the slave device.

Registers are locations in the memory of the slave which contain information, whether it be the configuration information or some sampled data to send back to the master. The master must write information to these registers in order to instruct the slave device to perform a task.

#### 9.5.2.1.1 Writes

To write on the I<sup>2</sup>C <u>bus</u>, the master sends a START condition on the bus with the address of the slave, as well as the last bit (the R/W bit) set to 0, which signifies a write. After the slave sends the acknowledge bit, the master then sends the register address of the register to which it wishes to write. The slave acknowledges again, letting the master know it is ready. After this, the master starts sending the register data to the slave until the master has sent all the data necessary (which is sometimes only a single byte), and the master terminates the transmission with a STOP condition.

See the *Control Register and Command Byte* section to see list of the TCA9555's internal registers and a description of each one.

Figure 26 to Figure 28 show examples of writing a single byte to a slave register.

Master controls SDA line

Slave controls SDA line

## Write to one register in a device




Figure 26. Write to Register

TEXAS INSTRUMENTS

www.ti.com.cn

## **Programming (continued)**




Figure 28. Write to Output Port Registers



#### **Programming (continued)**

#### 9.5.2.1.2 Reads

Reading from a slave is very similar to writing, but requires some additional steps. In order to read from a slave, the master must first instruct the slave which register it wishes to read from. This is done by the master starting off the transmission in a similar fashion as the write, by sending the address with the R/W bit equal to 0 (signifying a write), followed by the register address it wishes to read from. When the slave acknowledges this register address, the master sends a START condition again, followed by the slave address with the R/W bit set to 1 (signifying a read). This time, the slave acknowledges the read request, and the master releases the SDA bus but continues supplying the clock to the slave. During this part of the transaction, the master becomes the master-receiver, and the slave becomes the slave-transmitter.

The master continues to send out the clock pulses, but releases the SDA line so that the slave can transmit data. At the end of every byte of data, the master sends an ACK to the slave, letting the slave know that it is ready for more data. When the master has received the number of bytes it is expecting, it sends a NACK, signaling to the slave to halt communications and release the bus. The master follows this up with a STOP condition.

See the Control Register and Command Byte section to see list of the TCA9555's internal registers and a description of each one.

Figure 29 to Figure 31 show examples of reading a single byte from a slave register.




Figure 29. Read from Register

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, the restart occurs when Input Port 0 is being read. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflect the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.


Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data.


TCA9555 ZHCSJJ3E – JULY 2009–REVISED APRIL 2019



www.ti.com.cn

# **Programming (continued)**





#### Figure 30. Read Input Port Register, Scenario 1

- A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
- B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port.

#### Figure 31. Read Input Port Register, Scenario 2



### **Programming (continued)**

#### 9.5.3 Device Address

Figure 32 shows the address byte of the TCA9555.




Figure 32. TCA9555 Address

Table 2 shows the TCA9555 address reference.

	INPUTS		I <sup>2</sup> C BUS SLAVE ADDRESS
A2	A1	A0	IC BUS SLAVE ADDRESS
L	L	L	32 (decimal), 0x20 (hexadecimal)
L	L	Н	33 (decimal), 0x21 (hexadecimal)
L	н	L	34 (decimal), 0x22 (hexadecimal)
L	Н	Н	35 (decimal), 0x23 (hexadecimal)
Н	L	L	36 (decimal), 0x24 (hexadecimal)
Н	L	Н	37 (decimal), 0x25 (hexadecimal)
Н	Н	L	38 (decimal), 0x26 (hexadecimal)
Н	Н	Н	39 (decimal), 0x27 (hexadecimal)

#### Table 2. Address Reference

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.

#### 9.5.4 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte shown in Table 3, that is stored in the control register in the TCA9555. Three bits of this data byte state the operation (read or write) and the internal register (input, output, polarity inversion, or configuration) that is affected. This register can be written or read through the I<sup>2</sup>C bus. The command byte is sent only during a write transmission.

When a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent. Figure 33 shows the control register bits.




Figure 33. Control Register Bits

-										
		CONTROL REGISTER BITS					REGISTER	PROTOCOL	POWER-UP DEFAULT	
B1	B0	BTTE (ITEX)								
0	0	0x00	Input Port 0	Read byte	XXXX XXXX					
0	1	0x01	Input Port 1	Read byte	XXXX XXXX					
1	0	0x02	Output Port 0	Read-write byte	1111 1111					
1	1	0x03	Output Port 1	Read-write byte	1111 1111					
0	0	0x04	Polarity Inversion Port 0	Read-write byte	0000 0000					
0	1	0x05	Polarity Inversion Port 1	Read-write byte	0000 0000					
	ROL REGISTER B1 0 0 1 1 0 0 0		B1         B0         BYTE (HEX)           0         0         0x00           0         1         0x01           1         0         0x02           1         1         0x03           0         0         0x04	B1         B0         BYTE (HEX)         REGISTER           0         0         0x00         Input Port 0           0         1         0x01         Input Port 1           1         0         0x02         Output Port 0           1         1         0x03         Output Port 1           0         0         0x04         Polarity Inversion Port 0	B1B0BYTE (HEX)REGISTERPROTOCOL000x00Input Port 0Read byte010x01Input Port 1Read byte100x02Output Port 0Read-write byte110x03Output Port 1Read-write byte000x04Polarity Inversion Port 0Read-write byte					

#### Table 3. Command Byte

CONT	ROL REGISTEI	R BITS	COMMAND	REGISTER	PROTOCOL	POWER-UP					
B2	B1	B0	BYTE (HEX)	REGISTER	PROTOCOL	DEFAULT					
1	1	0	0x06	Configuration Port 0	Read-write byte	1111 1111					
1	1	1	0x07	Configuration Port 1	Read-write byte	1111 1111					

#### Table 3. Command Byte (continued)

# 9.6 Register Maps

#### 9.6.1 Register Descriptions

The Input Port registers (registers 0 and 1) shown in Table 4 reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to indicate to the I<sup>2</sup>C device that the Input Port register is accessed next.

Bit	10.7	10.6	10.5	10.4	10.3	10.2	10.1	10.0
Default	Х	Х	Х	Х	Х	Х	Х	Х
Bit	l1.7	l1.6	l1.5	l1.4	l1.3	l1.2	l1.1	l1.0
Default	Х	Х	Х	Х	Х	Х	Х	Х

#### Table 4. Registers 0 and 1 (Input Port Registers)

The Output Port registers (registers 2 and 3) shown in Table 5 show the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Bit	O0.7	O0.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0
Default	1	1	1	1	1	1	1	1
Bit	01.7	O1.6	O1.5	01.4	01.3	01.2	01.1	O1.0
Default	1	1	1	1	1	1	1	1

The Polarity Inversion registers (registers 4 and 5) shown in Table 6 allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding port pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding port pin's original polarity is retained.

Table 6 Begisters 4 and 5 /	(Polarity Inversion Pogisters)
Table 0. Registers 4 and 5 (	(Polarity Inversion Registers)

Bit	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0
Bit	N1.7	N1.6	N1.5	N1.4	N1.3	N1.2	N1.1	N1.0
Default	0	0	0	0	0	0	0	0

The Configuration registers (registers 6 and 7) shown in Table 7 configure the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

Table 7.	Registers	6 and	7	(Configuration	Registers)

Bit	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1
Bit	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0
Default	1	1	1	1	1	1	1	1



# **10** Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


# **10.1** Application Information

Applications of the TCA9555 has this device connected as a slave to an  $I^2C$  master (processor), and the  $I^2C$  bus may contain any number of other slave devices. The TCA9555 is typically be in a remote location from the master, placed close to the GPIOs to which the master needs to monitor or control.

IO Expanders such as the TCA9555 are typically used for controlling LEDs (for feedback or status lights), controlling enable or reset signals of other devices, and even reading the outputs of other devices or buttons.

## **10.2 Typical Application**

Figure 34 shows an application in which the TCA9555 can be used to control multiple subsystems, and even read inputs from buttons.



A. Device address is configured as 0100100 for this example.

- B. P00, P02, and P03 are configured as outputs.
- C. P01, P04–P07, and P10–P17 are configured as inputs.
- D. Pin numbers shown are for the PW package.

# Figure 34. Typical Application

# **Typical Application (continued)**

#### 10.2.1 Design Requirements

The designer must take into consideration the system, to be sure not to violate any of the parameters. Table 8 shows some key parameters which must not be violated.

DESIGN PARAMETER	EXAMPLE VALUE
$I^2C$ and Subsystem Voltage (V <sub>CC</sub> )	5 V
Output current rating, P-port sinking (I <sub>OL</sub> )	25 mA
I <sup>2</sup> C bus clock (SCL) speed	400 kHz

#### **Table 8. Design Parameters**

#### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Calculating Junction Temperature and Power Dissipation

When designing with this device, it is important that the *Recommended Operating Conditions* not be violated. Many of the parameters of this device are rated based on junction temperature. So junction temperature must be calculated in order to verify that safe operation of the device is met. The basic equation for junction temperature is shown in Equation 1.

$$\mathbf{T}_{j} = \mathbf{T}_{\mathsf{A}} + \left(\boldsymbol{\theta}_{\mathsf{J}\mathsf{A}} \times \mathbf{P}_{\mathsf{d}}\right) \tag{1}$$

 $\theta_{JA}$  is the standard junction to ambient thermal resistance measurement of the package, as seen in the *Thermal Information* table. P<sub>d</sub> is the total power dissipation of the device, and the approximation is shown in Equation 2.

$$P_{d} \approx \left(I_{CC\_STATIC} \times V_{CC}\right) + \sum P_{d\_PORT\_L} + \sum P_{d\_PORT\_H}$$
(2)

Equation 2 is the approximation of power dissipation in the device. The equation is the static power plus the summation of power dissipated by each port (with a different equation based on if the port is outputting high, or outputting low. If the port is set as an input, then power dissipation is the input leakage of the pin multiplied by the voltage on the pin). Note that this ignores power dissipation in the INT and SDA pins, assuming these transients to be small. They can easily be included in the power dissipation calculation by using Equation 3 to calculate the power dissipation in INT or SDA while they are pulling low, and this gives maximum power dissipation.

$$\mathsf{P}_{\mathsf{d}}_{\mathsf{PORT}_{\mathsf{L}}} = \left(\mathsf{I}_{\mathsf{OL}} \times \mathsf{V}_{\mathsf{OL}}\right) \tag{3}$$

Equation 3 shows the power dissipation for a single port which is set to output low. The power dissipated by the port is the  $V_{OL}$  of the port multiplied by the current it is sinking.

$$P_{d_{PORT}} = (I_{OH} \times (V_{CC} - V_{OH}))$$

Equation 4 shows the power dissipation for a single port which is set to output high. The power dissipated by the port is the current sourced by the port multiplied by the voltage drop across the device (difference between  $V_{CC}$  and the output voltage).

#### 10.2.2.2 Minimizing I<sub>CC</sub> When I/O Is Used to Control LED


When an I/O is used to control an LED, normally it is connected to  $V_{CC}$  through a resistor as shown in Figure 34. Because the LED acts as a diode, when the LED is off, the I/O  $V_{IN}$  is about 1.2 V less than  $V_{CC}$ . The  $\Delta I_{CC}$  parameter in the *Electrical Characteristics* table shows how  $I_{CC}$  increases as  $V_{IN}$  becomes lower than  $V_{CC}$ . For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to  $V_{CC}$  when the LED is off to minimize current consumption.

Figure 35 shows a high-value resistor in parallel with the LED. Figure 36 shows  $V_{CC}$  less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O  $V_{IN}$  at or above  $V_{CC}$  and prevent additional supply current consumption when the LED is off.



(4)










Figure 36. Device Supplied by Lower Voltage

## 10.2.2.3 Pull-Up Resistor Calculation

The pull-up resistors, R<sub>P</sub>, for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all slaves on the l<sup>2</sup>C bus. The minimum pull-up resistance is a function of V<sub>CC</sub>, V<sub>OL.(max)</sub>, and I<sub>OL</sub> as shown in Equation 5.

$$R_{p(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}}$$
(5)


The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_b$  as shown in Equation 6.

$$\mathsf{R}_{\mathsf{p}(\mathsf{max})} = \frac{\mathsf{t}_{\mathsf{r}}}{0.8473 \times \mathsf{C}_{\mathsf{b}}} \tag{6}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9555, C<sub>i</sub> for SCL or C<sub>io</sub> for SDA, the capacitance of wires, connections and traces, and the capacitance of additional slaves on the bus. For further details, see the  $I^2C$  Pull-up Resistor Calculation application report, SLVA689.



#### 10.2.3 Application Curves





# **11 Power Supply Recommendations**

In the event of a glitch (data output or input or even power) or data corruption, the TCA9555 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

The two types of power-on reset are shown in Figure 39 and Figure 40.




Figure 39.  $V_{CC}$  is Lowered Below 0.2 V or 0 V and Then Ramped Up to  $V_{CC}$ 




Figure 40. V<sub>CC</sub> is Lowered Below the POR Threshold, Then Ramped Back Up to V<sub>CC</sub>

Table 9 specifies the performance of the power-on reset feature for TCA9555 for both types of power-on reset.

	MIN	TYP	MAX	UNIT		
V <sub>CC_FT</sub>	Fall rate of V <sub>CC</sub>	See Figure 39	0.1		2000	ms
V <sub>CC_RT</sub>	Rise rate of V <sub>CC</sub>	See Figure 39	0.1		2000	ms
V <sub>CC_TRR_GND</sub>	Time to re-ramp (when V <sub>CC</sub> drops to GND)	See Figure 39	1			μs
V <sub>CC_TRR_POR50</sub>	Time to re-ramp (when $V_{CC}$ drops to $V_{POR_{MIN}}$ – 50 mV)	See Figure 40	1			μs
V <sub>CC_GH</sub>	Level that $V_{CCP}$ can glitch down to, but not cause a functional disruption when $V_{CC\_GW}$	See Figure 41			1.2	V
V <sub>CC_MV</sub>	The minimum voltage that $V_{CC}$ can glitch down to without causing a reset (V_{CC_GH} must also not be violated)	See Figure 41	1.5			V
V <sub>CC_GW</sub>	Glitch width that does not cause a functional disruption	See Figure 41			10	μS

TADIE 9. RECOMMENDED SUPPLY SEQUENCING AND RAMP RATES	Table 9. RECOMMENDED SUPPLY SEQUENCING AND RAMP RATES	(1)
---	---	-----

(1)  $T_A = -40^{\circ}C$  to +85°C (unless otherwise noted)



Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance. Figure 41 and Table 9 provide more information on how to measure these specifications.




Figure 41. Glitch Width and Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the V<sub>CC</sub> being lowered to or from 0. Figure 42 and Table 9 provide more details on this specification.




Figure 42. V<sub>POR</sub>



# 12 Layout

## 12.1 Layout Guidelines

For printed circuit board (PCB) layout of the TCA9555, common PCB layout practices must be followed, but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other upon leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. By-pass and de-coupling capacitors are commonly used to control the voltage on the  $V_{CC}$  pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple. These capacitors must be placed as close to the TCA9555 as possible. These best practices are shown in the *Layout Example*.

For the layout example provided in the *Layout Example*, it is possible to fabricate a PCB with only 2 layers by using the top layer for signal routing and the bottom layer as a split plane for power ( $V_{CC}$ ) and ground (GND). However, a 4 layer board is preferable for boards with higher density signal routing. On a 4 layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface mount component pad which needs to attach to  $V_{CC}$ , or GND and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace needs to be routed to the opposite side of the board, but this technique is not demonstrated in the *Layout Example*.

## 12.2 Layout Example




Figure 43. TCA9555 Layout Example

TEXAS INSTRUMENTS

www.ti.com.cn

# 13 器件和文档支持

13.1 文档支持

13.1.1 相关文档

请参阅如下相关文档:

- *PC* 上拉电阻器计算, SLVA689
- 《I2C 总线在采用中继器时的最高时钟频率》, SLVA695
- 《逻辑器件简介》, SLVA700
- 《了解 I2C 总线》, SLVA704
- 《IO 扩展器 EVM 用户指南》, SLVUA59A

## 13.2 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## 13.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 13.4 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 13.5 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

# 13.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且 不会对此文档进行修订。如需获取此产品说明书的浏览器版本, 请查阅左侧的导航栏。



# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		uly	(2)	(6)	(3)		(4/5)	
TCA9555DBR	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9555	Samples
TCA9555DBT	ACTIVE	SSOP	DB	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TD9555	Samples
TCA9555PWR	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	PW555	Samples
TCA9555RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TD9555	Samples
TCA9555RTWR	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PW555	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

# PACKAGE OPTION ADDENDUM

27-Jan-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TCA9555DBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
TCA9555DBT	SSOP	DB	24	250	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
TCA9555PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TCA9555RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TCA9555RTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TCA9555RTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

3-Jun-2022



All dimensions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9555DBR	SSOP	DB	24	2000	356.0	356.0	35.0
TCA9555DBT	SSOP	DB	24	250	356.0	356.0	35.0
TCA9555PWR	TSSOP	PW	24	2000	356.0	356.0	35.0
TCA9555RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TCA9555RTWR	WQFN	RTW	24	3000	367.0	367.0	35.0
TCA9555RTWR	WQFN	RTW	24	3000	356.0	356.0	35.0

### **GENERIC PACKAGE VIEW**

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## **RGE0024B**



### **PACKAGE OUTLINE**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



## **RGE0024B**

## **EXAMPLE BOARD LAYOUT**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



## **RGE0024B**

## **EXAMPLE STENCIL DESIGN**

#### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## **PW0024A**



### **PACKAGE OUTLINE**

### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



## PW0024A

# **EXAMPLE BOARD LAYOUT**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## PW0024A

## **EXAMPLE STENCIL DESIGN**

#### TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **RTW 24**


#### 4 x 4, 0.5 mm pitch

## **GENERIC PACKAGE VIEW**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






### RTW0024B

### **PACKAGE OUTLINE**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




### RTW0024B

### **EXAMPLE BOARD LAYOUT**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




### RTW0024B

### **EXAMPLE STENCIL DESIGN**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

#### DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司