

百盛新纪元半导体  
 电话：13534212799  
 Q Q：2851339680

## High Efficiency 1.5MHz 1.2A Synchronous Step Down Converter

### Description

The FP6396 is a high efficiency, high frequency synchronous DC-DC step-down converter. The 100% duty cycle feature provides low dropout operation, extending battery life in portable systems.

The internal synchronous switch increases efficiency and eliminates the need for external Schottky diode. At shutdown mode, the input supply current is less than 1µA.

The FP6396 fault protection includes over current protection, short circuit protection, UVLO and thermal shutdown. The Internal soft-start function prevents inrush current at turn-on.

The FP6396 is offered in SOT-23-5 and SOT-23-6 Packages.

### Features


- 2.5V~6V Input Voltage Range
- 0.6V Reference Voltage
- 1.2A Output Current
- Low  $R_{DS(ON)}$  for Internal Switch (Top/Bottom): 340/210mΩ
- 1.5MHz Switching Frequency
- Internal 1ms Soft-Start Time
- Internal Compensation Function
- 100% Dropout Operation
- Power Good Indicator Output (SOT-23-6 Only)
- Input Over Voltage Protection
- Over Current Protection
- Hiccup Short Circuit Protection
- Over Temperature Protection with Auto Recovery
- RoHS Compliant and Halogen Free

### Applications


- Set Top Box
- LCD TV & Tablet
- AP Router & WiFi Dongle
- 3.5G & 4G Dongle
- USB3.0 & SSD storage

### Pin Assignments

#### S5 Package (SOT-23-5)



#### S6 Package (SOT-23-6)



### Ordering Information



#### SOT-23-5 Marking

Part Number	Product Code
FP6396S5	FV4

#### SOT-23-6 Marking

Part Number	Product Code
FP6396S6	FV5

Figure 1. Pin Assignment of FP6396

## Typical Application Circuit




Figure 2. Schematic Diagram

V<sub>IN</sub>=5V, the recommended BOM list is as below.

V <sub>OUT</sub>	C1	C4	R1	R2	L1	C2
3.3V	4.7µF MLCC	0.1µF MLCC	453kΩ	100kΩ	2.2µH	10µF MLCC
2.5V	4.7µF MLCC	0.1µF MLCC	316kΩ	100kΩ	2.2µH	10µF MLCC
1.8V	4.7µF MLCC	0.1µF MLCC	200kΩ	100kΩ	2.2µH	10µF MLCC
1.5V	4.7µF MLCC	0.1µF MLCC	150kΩ	100kΩ	1.8µH	10µF MLCC
1.2V	4.7µF MLCC	0.1µF MLCC	100kΩ	100kΩ	1.8µH	10µF MLCC
1.05V	4.7µF MLCC	0.1µF MLCC	75kΩ	100kΩ	1.5µH	10µF MLCC

Table 1. Recommended Component Values

## Functional Pin Description

Pin Name	Pin No. (SOT-23-6)	Pin No. (SOT-23-5)	Pin Function
EN	1	1	Enable control pin. Pull high to turn the IC on, and pull low to disable the IC. Don't leave this pin floating.
GND	2	2	Ground pin.
LX	3	3	Power switching node. Connect an external inductor to this switching node.
VIN	4	4	Power supply input pin. Placed input capacitors as close as possible from VIN to GND to avoid noise influence.
PG	5	--	Open drain power good output pin.
FB	6	5	Voltage feedback input pin. Connect FB and $V_{OUT}$ with a resistive voltage divider. This IC senses feedback voltage via FB and regulates it at 0.6V.

## Block Diagram




Figure 3. Block Diagram of FP6396

## Absolute Maximum Ratings <sup>(Note 1)</sup>

- VIN to GND ----- -0.3V to +6.5V
- LX to GND ----- -0.3V to (VIN+0.3V)
- EN, FB, PG to GND ----- -0.3V to VIN
- Package Thermal Resistance, ( $\theta_{JA}$ ) <sup>(Note 2)</sup>
  - SOT-23-5 ----- 250°C/W
  - SOT-23-6 ----- 250°C/W
- Package Thermal Resistance, ( $\theta_{JC}$ )
  - SOT-23-5 ----- 130°C/W
  - SOT-23-6 ----- 110°C/W
- Maximum Junction Temperature ( $T_J$ ) ----- +150°C
- Lead Temperature (Soldering, 10sec.) ----- +260°C
- Storage Temperature ( $T_S$ ) ----- -65°C to +150°C

Note 1: Stresses beyond this listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Note 2:  $\theta_{JA}$  is measured at 25°C ambient with the component mounted on a high effective thermal conductivity 4-layer board of JEDEC-51-7. The thermal resistance greatly varies with layout, copper thickness, number of layers and PCB size.

## Recommended Operating Conditions

- Supply Voltage ( $V_{IN}$ ) ----- +2.5V to +6V
- Operation Temperature Range ( $T_{OPR}$ ) ----- -40°C to +85°C

## Electrical Characteristics

( $V_{IN}=5V$ ,  $V_{OUT}=2.5V$ ,  $T_A=25^{\circ}C$ , unless otherwise specified.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input Supply Voltage	$V_{IN}$		2.5		6.0	V
Input Over Voltage Protection	$V_{IN OVP}$			6.3		V
Shutdown Current	$I_{SHDN}$	EN=0V		0.1	1	$\mu A$
Quiescent Current	$I_q$	$V_{FB}=0.65V$ , $I_{OUT}=0A$		30	50	$\mu A$
Reference Voltage	$V_{REF}$		0.588	0.6	0.612	V
FB Input Leakage Current	$I_{FB}$	$V_{FB}=V_{IN}$		0.01	1	$\mu A$
P-Channel MOSFET On-Resistance <sup>(Note 3)</sup>	$R_{DS(ON)}$			340		m $\Omega$
N-Channel MOSFET On-Resistance <sup>(Note 3)</sup>	$R_{DS(ON)}$			210		m $\Omega$
P-Channel Current Limit <sup>(Note 3)</sup>	$I_{LIM}$			1.5		A
EN High-Level Input Voltage	$V_{EN(H)}$		1.5			V
EN Low-Level Input Voltage	$V_{EN(L)}$				0.4	V
EN Input Current	$I_{EN}$			2.5		$\mu A$
Under Voltage Lockout Voltage	UVLO			2.4		V
UVLO Hysteresis	$V_{HYS}$			0.3		V
Oscillation Frequency	$F_{OSC}$	$I_{OUT}=200mA$	1.2	1.5	1.8	MHz
Minimum On Time				50		ns
Maximum Duty Cycle			100			%
Internal Soft Start Time	$T_{SS}$			1		ms
PG Rising Threshold	$V_{PG(H)}$	$V_{FB}$ Rising		90		%
PG Low Threshold	$V_{PG(L)}$	$V_{FB}$ falling		85		%
PG Sink Current	$I_{PG}$	$V_{PG}=0.1V$		1		mA
LX Discharge Resistance				100		$\Omega$
Thermal Shutdown Temperature <sup>(Note 3)</sup>	$T_{SD}$			150		$^{\circ}C$

Note 3: Guarantee by design.

## Typical Performance Curves

$V_{IN}=5V$ ,  $V_{OUT}=1.2V$ ,  $C1=4.7\mu F//0.1\mu F$ ,  $C2=10\mu F$ ,  $L1=1.8\mu H$ ,  $T_A=+25^\circ C$ , unless otherwise noted.

**$V_{OUT}=1.2V$**




Figure 4. Efficiency vs. Load Current

**$V_{OUT}=3.3V$**




Figure 5. Efficiency vs. Load Current

**$I_{OUT}=0A$**




Figure 6. Steady State Waveform

**$I_{OUT}=1.2A$**




Figure 7. Steady State Waveform

**$I_{OUT}=0A$**




Figure 8. Power On through VIN Waveform

**$I_{OUT}=1.2A$**




Figure 9. Power On through VIN Waveform

Typical Performance Curves (Continued)

$V_{IN}=5V$ ,  $V_{OUT}=1.2V$ ,  $C1=4.7\mu F//0.1\mu F$ ,  $C2=10\mu F$ ,  $L1=1.8\mu H$ ,  $T_A=+25^\circ C$ , unless otherwise noted.

$I_{OUT}=0A$




Figure 10. Power Off through VIN Waveform

$I_{OUT}=1.2A$




Figure 11. Power Off through VIN Waveform

$I_{OUT}=0A$




Figure 12. Power On through EN Waveform

$I_{OUT}=1.2A$




Figure 13. Power On through EN Waveform

$I_{OUT}=0A$




Figure 14. Power Off through EN Waveform

$I_{OUT}=1.2A$




Figure 15. Power Off through EN Waveform

Typical Performance Curves (Continued)

$V_{IN}=5V$ ,  $V_{OUT}=1.2V$ ,  $C1=4.7\mu F//0.1\mu F$ ,  $C2=10\mu F$ ,  $L1=1.8\mu H$ ,  $T_A=+25^{\circ}C$ , unless otherwise noted.

$I_{OUT}=0.1A$  to  $1.2A$




Figure 16. Load Transient Waveform



## Function Description

The FP6396 is a high efficiency, internal compensation and constant frequency current mode step-down synchronous DC/DC converter. It has integrated high-side (340mΩ, typ.) and low-side (210mΩ, typ.) power switches, and provides 1.2A continuous load current. It regulates input voltage from 2.5V to 6V, and down to an output voltage as low as 0.6V.

### Enable

The FP6396 EN pin provides digital control to turn on/off the regulator. When the voltage of EN exceeds the threshold voltage, the regulator will start the soft start function. If the EN pin voltage is below the shutdown threshold voltage, the regulator will turn into the shutdown mode and the shutdown current will be smaller than 1μA. For auto start-up operation, connect EN to VIN.

### Soft Start

The FP6396 employs internal soft start function to reduce input inrush current during start up. The internal soft start time will be 1ms.

### Under Voltage Lockout

When the FP6396 is power on, the internal circuits will be held inactive until  $V_{IN}$  voltage exceeds the UVLO threshold voltage. And the regulator will be disabled when  $V_{IN}$  is below the UVLO threshold voltage. The hysteresis of the UVLO comparator is 200mV (typ).

### PG Signal Output

PG pin is an open-drain output and requires a pull up resistor. PG is actively held low in soft-start, standby and shutdown. It is released when the output voltage rises above 90% of nominal regulation point.

### Over Current Protection

The FP6396 over current protection function is implemented by using cycle-by-cycle current limit architecture. The inductor current is monitored by measuring the high-side MOSFET series sense resistor voltage. When the load current increases, the inductor current will also increase. When the peak inductor current reaches the current limit threshold, the output voltage will start to drop. When the over current condition is removed, the output voltage will return to the regulated value.

### Short Circuit Protection

The FP6396 provides short circuit protection function to prevent the device damaged from short condition. When the short condition occurs and the feedback voltage drops lower than 40% of the regulation level, the oscillator frequency will be reduced and hiccup mode will be triggered to prevent the FP6396 from overheating during the extended short condition. Once the short condition is removed, the frequency and current limit will return to normal.

### Over Temperature Protection

The FP6396 incorporates an over temperature protection circuit to protect itself from overheating. When the junction temperature exceeds the thermal shutdown threshold temperature, the regulator will be shutdown. And the hysteresis of the over temperature protection is 30°C (typ).

### Input Over Voltage Protection

The FP6396 supports input over voltage protection. When input voltage exceeds the input over Voltage threshold, the regulator will be shutdown unless the input over voltage is removed.

## Application Information

### Output Voltage Setting

The output voltage  $V_{OUT}$  is set by using a resistive divider from the output to FB. The FB pin regulated voltage is 0.6V. Thus the output voltage is:

$$V_{OUT} = 0.6V \times \left(1 + \frac{R1}{R2}\right)$$

Table 2 lists recommended values of R1 and R2 for most used output voltage.

**Table 2 Recommended Resistance Values**

$V_{OUT}$	R1	R2
3.3V	453k $\Omega$	100k $\Omega$
2.5V	316k $\Omega$	100k $\Omega$
1.8V	200k $\Omega$	100k $\Omega$
1.5V	150k $\Omega$	100k $\Omega$
1.2V	100k $\Omega$	100k $\Omega$

Place resistors R1 and R2 close to FB pin to prevent stray pickup.

### Input Capacitor Selection


The use of the input capacitor is filtering the input voltage ripple and the MOSFETS switching spike voltage. Because the input current to the step-down converter is discontinuous, the input capacitor is required to supply the current to the converter to keep the DC input voltage. The capacitor voltage rating should be 1.25 to 1.5 times greater than the maximum input voltage. The input capacitor ripple current RMS value is calculated as:

$$I_{CIN(RMS)} = I_{OUT} \times \sqrt{D \times (1-D)}$$

$$D = \frac{V_{OUT}}{V_{IN}}$$

Where D is the duty cycle of the power MOSFET.

This function reaches the maximum value at  $D=0.5$  and the equivalent RMS current is equal to  $I_{OUT}/2$ . The following diagram is the graphical representation of above equation.




A low ESR capacitor is required to keep the noise minimum. Ceramic capacitors are better, but tantalum or low ESR electrolytic capacitors may also suffice.

### Output Capacitor Selection

The output capacitor is used to keep the DC output voltage and supply the load transient current. When operating in constant current mode, the output ripple is determined by four components:

$$V_{RIPPLE}(t) = V_{RIPPLE(C)}(t) + V_{RIPPLE(ESR)}(t) + V_{RIPPLE(ESL)}(t) + V_{NOISE}(t)$$

The following figures show the form of the ripple contributions.



**Application Information (Continued)**

$$V_{\text{RIPPLE(ESR)}} = \frac{V_{\text{OUT}}}{F_{\text{OSC}} \times L} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \text{ESR}$$


$$V_{\text{RIPPLE(ESL)}} = \frac{\text{ESL}}{L} \times V_{\text{IN}}$$

$$V_{\text{RIPPLE(C)}} = \frac{V_{\text{OUT}}}{8 \times F_{\text{OSC}}^2 \times L \times C_{\text{OUT}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

Where  $F_{\text{OSC}}$  is the switching frequency,  $L$  is the inductance value,  $V_{\text{IN}}$  is the input voltage, ESR is the equivalent series resistance value of the output capacitor, ESL is the equivalent series inductance value of the output capacitor and the  $C_{\text{OUT}}$  is the output capacitor.

Low ESR capacitors are preferred to use. Ceramic, tantalum or low ESR electrolytic capacitors can be used depending on the output ripple requirements. When using the ceramic capacitors, the ESL component is usually negligible.

It is important to use the proper method to eliminate high frequency noise when measuring the output ripple. The figure shows how to locate the probe across the capacitor when measuring output ripple. Remove the scope probe plastic jacket in order to expose the ground at the tip of the probe. It gives a very short connection from the probe ground to the capacitor and eliminates noise.




**Inductor Selection**

The output inductor is used for storing energy and filtering output ripple current. But the trade-off condition often happens between maximum energy storage and the physical size of the inductor. The first consideration for selecting the output inductor is to make sure that the inductance is large enough to keep the converter in the continuous current mode.

That will lower ripple current and result in lower output ripple voltage. The  $\Delta I_L$  is inductor peak-to-peak ripple current:

$$\Delta I_L = \frac{V_{\text{OUT}}}{F_{\text{OSC}} \times L} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

The following diagram is an example to graphically represent  $\Delta I_L$  equation.




A good compromise value between size and efficiency is to set the peak-to-peak inductor ripple current  $\Delta I_L$  equal to 30% of the maximum load current. But setting the peak-to-peak inductor ripple current  $\Delta I_L$  between 20%~50% of the maximum load current is also acceptable. Then the inductance can be calculated with the following equation:

$$\Delta I_L = 0.3 \times I_{\text{OUT(MAX)}}$$

$$L = \frac{(V_{\text{IN}} - V_{\text{OUT}}) \times V_{\text{OUT}}}{V_{\text{IN}} \times F_{\text{OSC}} \times \Delta I_L}$$

To guarantee sufficient output current, peak inductor current must be lower than the FP6396 high-side MOSFET current limit. The peak inductor current is shown as below:


$$I_{\text{PEAK}} = I_{\text{OUT(MAX)}} + \frac{\Delta I_L}{2}$$



## Application Information (Continued)

### Feedforward Capacitor Selection

Internal compensation function allows users saving time in design and saving cost by reducing the number of external components. The use of a feedforward capacitor C6 in the feedback network is recommended to improve transient response or higher phase margin.



For optimizing the feedforward capacitor, knowing the cross frequency is the first thing. The cross frequency (or the converter bandwidth) can be determined by using a network analyzer. When getting the cross frequency with no feedforward capacitor identified, the value of feedforward capacitor C6 can be calculated with the following equation:

$$C3 = \frac{1}{2\pi \times F_{\text{CROSS}}} \times \sqrt{\frac{1}{R1} \times \left(\frac{1}{R1} + \frac{1}{R2}\right)}$$

Where  $F_{\text{CROSS}}$  is the cross frequency.

To reduce transient ripple, the feedforward capacitor value can be increased to push the cross frequency to higher region. Although this can improve transient response, it also decreases phase margin and causes more ringing. In the other hand, if more phase margin is desired, the feedforward capacitor value can be decreased to push the cross frequency to lower region. In general, the feedforward capacitor range is between 10pF to 330pF.

### PCB Layout Recommendation

The device's performance and stability are dramatically affected by PCB layout. It is recommended to follow these general guidelines shown as below:

1. Place the input capacitors and output capacitors as close to the device as possible. The traces which connect to these capacitors should be as short and wide as possible to minimize parasitic inductance and resistance.
2. Place feedback resistors close to the FB pin.
3. Keep the sensitive signal (FB) away from the switching signal (LX).
4. Multi-layer PCB design is recommended.





Figure 17. Recommended Layout Diagram

Outline Information


SOT-23-5 Package (Unit: mm)



SYMBOLS UNIT	DIMENSION IN MILLIMETER	
	MIN	MAX
A	0.90	1.45
A1	0.00	0.15
A2	0.90	1.30
B	0.30	0.50
D	2.80	3.00
E	2.60	3.00
E1	1.50	1.70
e	0.90	1.00
e1	1.80	2.00
L	0.30	0.60

Note: Followed From JEDEC MO-178-C.


Carrier Dimensions



Tape Size (W1) mm	Pocket Pitch (P) mm	Reel Size (A)		Reel Width (W2) mm	Empty Cavity Length mm	Units per Reel
		in	mm			
8	4	7	180	8.4	300~1000	3,000

Outline Information (Continued)


SOT-23-6 Package (Unit: mm)



SYMBOLS UNIT	DIMENSION IN MILLIMETER	
	MIN	MAX
A	0.90	1.45
A1	0.00	0.15
A2	0.90	1.30
B	0.30	0.50
D	2.80	3.00
E	2.60	3.00
E1	1.50	1.70
e	0.90	1.00
e1	1.80	2.00
L	0.30	0.60

Note: Followed From JEDEC MO-178-C.

Carrier Dimensions



Tape Size (W1) mm	Pocket Pitch (P) mm	Reel Size (A)		Reel Width (W2) mm	Empty Cavity Length mm	Units per Reel
		in	mm			
8	4	7	180	8.4	300~1000	3,000

Life Support Policy

Fitipower's products are not authorized for use as critical components in life support devices or other medical systems.