

百盛新纪元半导体 电话:13534212799 00:2851339680

High Efficiency 1MHz 3A Synchronous Step Down Regulator

Description

The FP6373A is a high-efficiency 1MHz synchronous step-down DC-DC regulator and capable of delivering output current up to 3A. The FP6373A operates over wide input voltage range from 2.7V to 5.5V, and integrates main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

Low output voltage ripple, small external inductor and capacitor sizes are achieved with 1MHz switching frequency.

Pin Assignments

S6 Package (SOT-23-6)




Figure 1. Pin Assignment of FP6373A


Features

- 2.7V-5.5V Input Voltage Range
- Adjustable Output Voltage Down to 0.6V
- Low $R_{DS(ON)}$ for Internal Switch (Top/Bottom): 95/75m Ω
- 1MHz Switching Frequency Minimizes the External Components
- Internal Compensation Function
- Internal Soft-Start Limits the Inrush Current
- 100% Dropout Operation
- Power Good Indicator Output
- RoHS Compliant and Halogen Free
- Compact Package: SOT-23-6

Applications

- Set Top Box
- LCD TV
- Tablet
- Portable Equipment

Ordering Information



SOT-23-6 Marking

Part Number	Product Code	
FP6373AS6C	fiV	

Typical Application Circuit




Figure 2. Schematic Diagram

V _{out}	C1	R1	R2	L1	C2	
3.3V	10µF MLCC	453kΩ	100kΩ	2.2µH	22µF MLCC x2	
2.5V	10µF MLCC	316kΩ	100kΩ	2.2µH	22µF MLCC x2	
1.8V	10µF MLCC	200kΩ	100kΩ	1.8µH	22µF MLCC x2	
1.5V	10µF MLCC	150kΩ	100kΩ	1.5µH	22µF MLCC x2	
1.2V	10µF MLCC	100kΩ	100kΩ	1.5µH	22µF MLCC x2	
1.05V	10µF MLCC	75kΩ	100kΩ	1.2µH	22µF MLCC x2	

Table 1. Recommended Component Values





Functional Pin Description

Pin Name	Pin No.	Pin Function
EN	1	Enable input pin. Pull high to turn on IC, and pull low to turn off IC.
GND	2	Ground pin.
LX	3	Inductor pin. Connect an external inductor to this switching node.
VIN	4	Power supply input pin. Placed input capacitors as close as possible from VIN to GND to avoid noise influence.
PG	5	Open drain power good output pin.
		Feedback input pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 2) to program the output voltage: $V_{OUT}=0.6 \times \left(1+\frac{R_1}{R_2}\right)$.

Block Diagram




Figure 3. Block Diagram of FP6373A



Absolute Maximum Ratings (Note 1)

• VIN to GND	-0.3V to +6.5V
• LX to GND	-0.3V to (V _{IN} +0.3)
• EN, FB, PG to GND	-0.3V to V_{IN}
Junction Temperature Range	150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to +150°C
 Package Thermal Resistance, (θ_{JA}) 	
SOT-23-6	+250°C/W
 Package Thermal Resistance, (θ_{JC}) 	
SOT-23-6	+110°C/W
Note 1 : Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the	device.

Recommended Operating Conditions (Note2)

Supply Input Voltage	2.7V to 5.5V
Junction Temperature Range	-40°C to +125°C
Ambient Temperature Range	-40°C to +85°C

Note 2 : The device is not guaranteed to function outside its operating conditions.





Electrical Characteristics


(V_{IN} =5V, T_A =25°C, unless otherwise specified.)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Voltage Range	V _{IN}		2.7		5.5	V
Shutdown Current	I _{SD}	EN=GND		0.1	1	μA
Feedback Reference Voltage	V _{REF}		0.591	0.6	0.609	V
FB Input Current	I _{FB}	V _{FB} =V _{IN}	-50		50	nA
PFET RON	R _{DS(ON),P}			0.095		Ω
NFET RON	R _{DS(ON),N}			0.075		Ω
PFET Current Limit	I _{LIM}		4			А
EN Rising Threshold	V _{ENH}		1.5			V
EN Falling Threshold	V _{ENL}				0.4	V
Input UVLO Threshold	V _{UVLO}				2.7	V
UVLO Hysteresis	V _{HYS}			0.2		V
Oscillation Frequency	Fosc	I _{OUT} =350mA	0.8	1	1.2	MHz
Minimum ON Time				50		ns
Maximum Duty Cycle			100			%
PG Rising Threshold	V _{PG (H)}	V _{FB} Rising		90		%
PG Sink Current	I _{PG}	V _{PG} =0.1V		1		mA
VOUT Discharge Resistance				100		Ω
Thermal Shutdown Temperature	T _{SD}			150		°C
Internal Soft Start Time	T _{SS}			1		ms



Typical Performance Curves

V_{IN}=5V, V_{OUT}=1.8V, C3=22pF, C1=10µF, C2=22µFx2, L1=1.8µH, TA=+25°C, unless otherwise noted.





Typical Performance Curves (Continued)

 $V_{\text{IN}}=5V, V_{\text{OUT}}=1.8V, C3=22pF, C1=10\mu F, C2=22\mu Fx2, L1=1.8\mu H, TA=+25^{\circ}C, unless otherwise noted.$






Figure 10. Power On through VIN Waveform


I_{OUT}=0A



1s/div.

Figure 12. Power Off through VIN Waveform








Figure 11. Power On through VIN Waveform

I_{OUT}=3A






Figure 13. Power Off through VIN Waveform







Typical Performance Curves (Continued)

V_{IN}=5V, V_{OUT}=1.8V, C3=22pF, C1=10µF, C2=22µFx2, L1=1.8µH, TA=+25°C, unless otherwise noted.







Figure 16. Power Off through EN Waveform





IOUT=0.5A to 3A



200µs/div.

Figure 18. Load Transient Waveform



Function Description

The FP6373A is a high efficiency, internal compensation and constant frequency current mode step-down synchronous DC/DC converter. It has integrated high-side (95m Ω , typ.) and low-side (75m Ω , typ.) power switches, and provides 3A continuous load current. It regulates input voltage from 2.7V to 5.5V, and down to an output voltage as low as 0.6V.

Control Loop

Slope compensated current mode PWM control provides stable switching and cycle-by-cycle current limit for superior load, line response, protection of the internal main switch and synchronous rectifier. The FP6373A switches at a constant frequency (1MHz) and regulates the output voltage. During each cycle, comparator modulates the PWM the power transferred to the load by changing the inductor peak current based on the feedback error voltage. During normal operation, the main switch is turned on for a certain time to ramp the inductor current at each rising edge of the internal oscillator, and switched off when the peak inductor current is above the error voltage. When the main switch is off, the synchronous rectifier will be turned on immediately and stay on until next cycle starts.

Enable

The FP6373A EN pin provides digital control to turn on/off the regulator. When the voltage of EN exceeds the threshold voltage, the regulator will start the soft start function. If the EN pin voltage is below the shutdown threshold voltage, the regulator will turn into the shutdown mode and the shutdown current will be smaller than 1μ A. For auto start-up operation, connect EN to VIN.

Soft Start

The FP6373A employs internal soft start function to reduce input inrush current during start up. The internal soft start time will be 1ms.

Under Voltage Lockout

When the FP6373A is power on, the internal circuits will be held inactive until V_{IN} voltage exceeds the UVLO threshold voltage. And the regulator will be disabled when V_{IN} is below the UVLO threshold voltage. The hysteretic of the UVLO comparator is 200mV (typ).

Short Circuit Protection

The FP6373A provides short circuit protection function to prevent the device damaged from short condition. When the short condition occurs and the feedback voltage drops lower than 50% of the regulation level, this will activate the latch protection circuit. Then output will be forced shutdown to prevent the inductor current runaway and to reduce the power dissipation within the IC under true short circuit conditions. Once the short condition is removed, reset EN or VIN to restart IC.

Over Current Protection

The FP6373A over current protection function is implemented by using cycle-by-cycle current limit architecture. The inductor current is monitored by measuring the high-side MOSFET series sense resistor voltage. When the load current increases, the inductor current will also increase. When the peak inductor current reaches the current limit threshold, the output voltage will start to drop. When the over current condition is removed, the output voltage will return to the regulated value.

Over Temperature Protection

The FP6373A incorporates an over temperature protection circuit to protect itself from overheating. When the junction temperature exceeds the thermal shutdown threshold temperature, the regulator will be shutdown. And the hysteretic of the over temperature protection is 30°C (typ).

PG Signal Output (PG)

PG pin is an open-drain output and requires a pull up resistor. PG is actively held low in soft-start, standby and shutdown. It is released when the output voltage rises above 90% of nominal regulation point.



Application Information

Output Voltage Setting

The output voltage V_{OUT} is set by using a resistive divider from the output to FB. The FB pin regulated voltage is 0.6V. Thus the output voltage is:

$$V_{OUT}=0.6V \times \left(1+\frac{R1}{R2}\right)$$

Table 2 lists recommended values of R1 and R2 for most used output voltage.

V _{OUT}	R1	R2
3.3V	453kΩ	100kΩ
2.5V	316kΩ	100kΩ
1.8V	200kΩ	100kΩ
1.5V	150kΩ	100kΩ
1.2V	100kΩ	100kΩ

Place resistors R1 and R2 close to FB pin to prevent stray pickup.


Input Capacitor Selection

The use of the input capacitor is filtering the input voltage ripple and the MOSFETS switching spike voltage. Because the input current to the step-down converter is discontinuous, the input capacitor is required to supply the current to the converter to keep the DC input voltage. The capacitor voltage rating should be 1.25 to 1.5 times greater than the maximum input voltage. The input capacitor ripple current RMS value is calculated as:

$$I_{IN(RMS)} = I_{OUT} \times \sqrt{D \times (1-D)}$$
$$D = \frac{V_{OUT}}{V_{IN}}$$

Where D is the duty cycle of the power MOSFET.

This function reaches the maximum value at D=0.5 and the equivalent RMS current is equal to $I_{OUT}/2$. The following diagram is the graphical representation of above equation.



A low ESR capacitor is required to keep the noise minimum. Ceramic capacitors are better, but tantalum or low ESR electrolytic capacitors may also suffice.

Output Capacitor Selection

The output capacitor is used to keep the DC output voltage and supply the load transient current. When operating in constant current mode, the output ripple is determined by four components:

$$V_{RIPPLE}(t) = V_{RIPPLE(C)}(t) + V_{RIPPLE(ESR)}(t) + V_{RIPPLE(ESL)}(t) + V_{NOISE}(t)$$

The following figures show the form of the ripple contributions.

Contributions. $V_{RIPPLE(ESR)}(t)$ (t) $V_{RIPPLE(ESL)}(t)$ (t) $V_{RIPPLE(C)}(t)$ (t) $V_{NOISE}(t)$ (t) $V_{NOISE}(t)$ (t) (t) (t) (t)


Application Information (Continued)

$$V_{\text{RIPPLE(ESR)}} = \frac{V_{\text{OUT}}}{F_{\text{OSC}} \times L} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \text{ESR}$$
$$V_{\text{RIPPLE(ESL)}} = \frac{\text{ESL}}{\text{L+ESL}} \times V_{\text{IN}}$$
$$V_{\text{RIPPLE(C)}} = \frac{V_{\text{OUT}}}{8 \times F_{\text{OSC}^2} \times L \times C_{\text{OUT}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

Where $F_{\rm OSC}$ is the switching frequency, L is the inductance value, $V_{\rm IN}$ is the input voltage, ESR is the equivalent series resistance value of the output capacitor, ESL is the equivalent series inductance value of the output capacitor and the $C_{\rm OUT}$ is the output capacitor.

Low ESR capacitors are preferred to use. Ceramic, tantalum or low ESR electrolytic capacitors can be used depending on the output ripple requirements. When using the ceramic capacitors, the ESL component is usually negligible.

It is important to use the proper method to eliminate high frequency noise when measuring the output ripple. The figure shows how to locate the probe across the capacitor when measuring output ripple. Remove the scope probe plastic jacket in order to expose the ground at the tip of the probe. It gives a very short connection from the probe ground to the capacitor and eliminates noise.




Ceramic Capacitor

Inductor Selection

The output inductor is used for storing energy and filtering output ripple current. But the trade-off condition often happens between maximum energy storage and the physical size of the inductor. The first consideration for selecting the output inductor is to make sure that the inductance is large enough to keep the converter in the continuous current mode. That will lower ripple current and result in lower output ripple voltage. The ΔI_{L} is inductor peak-to-peak ripple current:

$$\Delta I_{L} = \frac{V_{OUT}}{F_{OSC} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

The following diagram is an example to graphically represent ΔI_L equation.




A good compromise value between size and efficiency is to set the peak-to-peak inductor ripple current ΔI_{L} equal to 30% of the maximum load current. But setting the peak-to-peak inductor ripple current ΔI_{L} between 20%~50% of the maximum load current is also acceptable. Then the inductance can be calculated with the following equation:

$$\Delta I_L = 0.3 \times I_{OUT(MAX)}$$

$$L = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN} \times F_{OSC} \times \Delta I_{I}}$$

To guarantee sufficient output current, peak inductor current must be lower than the FP6373A high-side MOSFET current limit. The peak inductor current is shown as below:






Application Information (Continued)

Feedforward Capacitor Selection

Internal compensation function allows users saving time in design and saving cost by reducing the number of external components. The use of a feedforward capacitor C3 in the feedback network is recommended to improve transient response or higher phase margin.



For optimizing the feedforward capacitor, knowing the cross frequency is the first thing. The cross frequency (or the converter bandwidth) can be determined by using a network analyzer. When getting the cross frequency with no feedforward capacitor identified, the value of feedforward capacitor C3 can be calculated with the following equation:

$$C3 = \frac{1}{2\pi \times F_{CROSS}} \times \sqrt{\frac{1}{R1} \times \left(\frac{1}{R1} + \frac{1}{R2}\right)}$$

Where F_{CROSS} is the cross frequency.

To reduce transient ripple, the feedforward capacitor value can be increased to push the cross frequency to higher region. Although this can improve transient response, it also decreases phase margin and causes more ringing. In the other hand, if more phase margin is desired, the feedforward capacitor value can be decreased to push the cross frequency to lower region. In general, the feedforward capacitor range is between 10pF to 330pF.

PCB Layout Recommendation

The device's performance and stability are dramatically affected by PCB layout. It is recommended to follow these general guidelines shown as below:

- 1. Place the input capacitors and output capacitors as close to the device as possible. The traces which connect to these capacitors should be as short and wide as possible to minimize parasitic inductance and resistance.
- 2. Place feedback resistors close to the FB pin.
- 3. Keep the sensitive signal (FB) away from the switching signal (LX).
- 4. Multi-layer PCB design is recommended.






Figure 19. Recommended Layout Diagram



Outline Information

SOT-23-6 Package (Unit: mm)







SYMBOLS	DIMENSION IN MILLIMETER			
UNIT	MIN	MAX		
А	0.90	1.45		
A1	0.00	0.15		
A2	0.90	1.30		
В	0.30	0.50		
D	2.80	3.00		
E	2.60	3.00		
E1	1.50	1.70		
е	0.90	1.00		
e1	1.80	2.00		
L	0.30	0.60		

Note : Followed From JEDEC MO-178-C.

Carrier Dimensions





ſ	Tape Size	Pocket Pitch	Reel Size (A)		Reel Width	Empty Ca∨ity	Units per Reel
	(W1) mm	(P) mm	in	mm	(W2) mm	Length mm	
	8	4	7	180	8.4	300~1000	3,000