

High Voltage Green-Mode PWM Controller with BNO Function

REV. 00

General Description

The LD5762E1 is a green-mode PWM IC built-in with brown-in/ out functions in a SOP-7/SOP-8 package. The device could therefore minimize the component counts, circuit space, and reduces the overall material cost of power applications.

The LD5762E1 features HV start, sleep-mode, green-mode power-saving operation, and internal slope compensation, soft-start functions which could minimum the power loss and improve the system performance.

With complete protection with it, like OPP (Over Power Protection), OVP (Over Voltage Protection), and brown-in/out protection, LD5762E1 prevents the circuit from being damaged in abnormal conditions.

Furthermore, the LD5762E1 features frequency swapping and soft driving function to minimize the noise and improve EMI.


Features

- Secondary-side feedback control with quasi-resonant + CCM operation
- High-Voltage (700V) Startup Circuit
- Operating Current: 0.25mA(V_{COMP}=0)
- Built-in Brown-in/out Function on HV pin
- Built- in X-Cap Discharge on HV pin
- OVP (Over Voltage Protection) on VCC/FB
- UVP (Over Voltage Protection) on FB
- OPP (Over Power Protection)
- OSCP(Output Short Circuit Protection)
- External OTP (Over Temperature Protection) on CS
- SDSP (Secondary Diode Short Protection)
- Gate Source/Sink Capability: +70mA/-750mA
 @ output pin with 33nF capacitor.

Applications


Switching AC/DC Adaptor

Typical Application





Pin Configuration



Ordering Information

Part number	Package	Top Mark	Shipping
LD5762E1GS	SOP-8	LD5762E1GS	2500 /tape & reel
LD5762E1GR	SOP-7	LD5762E1GR	2500 /tape & reel

The LD5762E1 is RoHs compliant/ green packaged.


Protection Mode

Part number	VCC_OVP	OSCP	CS_OTP	OPP	FB_UVP	FB_OVP	SDCP
LD5762E1	Auto	Auto	Auto	Auto	Skip 1 cycle	Auto	Auto

Pin Descriptions

PIN	NAME	FUNCTION
1	FB	Auxiliary voltage sense, output voltage protection and quasi resonant detection.
2	COMP	Voltage feedback pin. Connect a photo-coupler with it to close the control loop and achieve the regulation.
3	CS	Current sense pin, connect it to sense the MOSFET current
4	GND	Ground
5	OUT	Gate drive output to drive the external MOSFET
6	VCC	Supply voltage pin
7	NC	Unconnected Pin
8	HV	Connect this pin to Line/ Neutral of AC main voltage through resistor to provide the startup current for the controller. When VCC voltage increase to trip the point of UVLO _(ON) , this HV loop will be turned off to reduce the power loss on the startup circuit. An internal resistor divider between HV to GND pin will monitor AC line voltage to activate Brown-in/out function control.











Absolute Maximum Ratings

Supply Voltage VCC	-0.3V~30V
HV	-0.3V~700V
COMP, FB, CS	-0.3V~6V
OUT	-0.3V~VCC+0.3V
Maximum Junction Temperature	150°C
Storage Temperature Range	-65°C to 150°C
Package Thermal Resistance (SOP-8/SOP-7)	160°C/W
Power Dissipation (SOP-8/SOP-7, at Ambient Temperature = 85°C)	250mW
Lead temperature (Soldering, 10sec)	260°C
ESD Voltage Protection, Human Body Model (except of HV Pin)	2.5KV
ESD Voltage Protection, Machine Model (except of HV Pin)	250V
ESD Voltage Protection, Human Body Model (HV Pin)	1KV
ESD Voltage Protection, Machine Model (HV pin)	200V
Gate Output Current	+70mA/-750mA

Caution:

Stress exceeding maximum ratings may damage the device. Maximum ratings are stress ratings only. Functional operation above the recommended operating conditions is not implied. Extended exposure to stress above recommended operating conditions may affect device reliability.

Recommended Operating Conditions

ltem	Min.	Max.	Unit
Operating Junction Temperature	-40	125	°C
Supply VCC Voltage	7	25.2	V
HV resistor Value (AC Side)	8	51	ΚΩ
HV to GND Capacitor Value		300	pF
Comp Pin Capacitor	1	10	nF
CS Pin Capacitor Value	47	390	pF

Note:

- 1. It's essential to connect VCC pin with a SMD ceramic capacitor $(0.1 \mu F \sim 0.47 \mu F)$ to filter out the undesired switching noise for stable operation. This capacitor should be placed close to IC pin as possible.
- 2. It's also essential to connect a capacitor to COMP to filter out the undesired switching noise for stable operation.
- 3. The small signal components should be placed close to IC pin as possible.
- 4. If R_{HV} value increases, user should check startup time and maximum working voltage.





Electrical Characteristics

(T_A = +25°C unless otherwise stated, VCC=15.0V)

PARAMETER	CONDITIONS	SYM.	MIN	TYP	MAX	UNITS
High-Voltage Supply (HV P	in)					
High-Voltage Current Source	V _{CC} < UVLO _(ON) , HV=500V	I _{HV}	2.5	3	3.5	mA
HV Discharge capability	HV=500V	I _{HV-DIS}		3		mA
HV Pin Total Input Current (HV+ BNO)	HV=500 V _{DC} ,Vcc> UVLO _(ON)	IHV-LEAK			10	μА
HV Pin Brown-In Level (HVBI)	HV pin =half rectifier wave increase	V _{HVBO}	95	100	105	V _{DC}
HV Pin Brown-out Level(HVBO)	HV pin = half rectifier wave decrease	V_{HVBI}	88	93	98	V _{DC}
HV Pin BNO Hysteresis	HV _{BI} -HV _{BO}	$\Delta extsf{V}_{ extsf{HV}}$	6	7	8	V _{DC}
Brown-in De-bounce Time		T _{D-HVBI}		160		μS
Brown-out Detection Delay time	t Detection Delay V _{COMP} =3V			66		mS
HV Pin Min. Operation Voltage	Vcc=15V (DetVmin = V _{HV} -Vcc = 30V)	V _{HV-Min}	45			V
X-Cap discharge Detection Delay time VCOMP=3V		T _{D-XCAP}		66		mS
Supply Voltage (VCC Pin)						
Startup Current		I _{CC_ST}			50	μА
	V _{COMP} =0V	I _{CC_OP1}		0.25		mA
Operating Current	V _{COMP} =1.7V	I _{CC_OP2}		2.3		mA
(with 1nF load on OUT pin)	Auto current protection	I _{CC_OPA1}		0.6		mA
	Latch current protection	I _{CC_OPA2}		0.6		mA
UVLO _(OFF)		Vcc_off	5.5	6	6.5	V
UVLO _(ON)		Vcc_on	15	16	17	V
VCC OVP Level		Vcc_ovp	26.5	28	29.5	V
VCC OVP de-bounce time	time			8		Cycle
PDR		V _{PDR}		UVLO _(OFF) -1.33V		V
VCC HVBI Level HV>HVBI (Fig 1.)		VCC_HVBI		UVLO _(OFF) +3.9V		V





PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
Oscillator for Switching Fre	equency					
Frequency	65KHz	F _{SW}	60	65	70	KHz
Swapping Frequency		F _{SW_SWA}		±8		%
Green Mode Frequency		F _{SW_GREEN}	20.5	23.5	26.5	KHz
Modulation Frequency		F _{SW_MOD}		200		Hz
F _{SW} Temp. Stability	-40°C ~105°C	F _{SW_TS}	0	3	4	%
F _{SW} Voltage Stability	VCC=8V~(OVP-1V)	F _{SW_VS}	0		1	%
Maximum On Time		MXD	75	80	85	%
Voltage Feedback (COMP F	Pin)					
Input Voltage to Current-Sense Attenuation	*	Av		1/2.5		V/V
Open Loop Voltage	(1)	V _{COMP_OPEN}		3.15		V
Green Mode Threshold VCOMP		V _{P1}		1.15		V
Green Mode Down Threshold VCOMP, FSW_DN		V _{G1}		0.95		V
Zero Duty Threshold	Zero Duty	V _{ZDC}		0.45		V
VCOMP on Burst mode	Hysteresis	V _{ZDCH}		100		mV
Current Sensing (CS Pin)						
Maximum Input Voltage for Low line		Vcs_max	0.68	0.71	0.74	V
IOCP Compensation	IFB>150μA	Іоср_н		0.75*IFB		μА
Current	IFB<80μA	locp_L		0.0625*IFB		μА
Leading Edge Blanking Time		T _{LEB}		300		ns
Internal Slope Compensation	D=45% to D _{MAX} . (Linearly increase), ⁽¹⁾	V _{SLP_L}		80		mV
Delay to Output	(1)	T _{PD}		70		ns
QRD (Quasi Resonant Dete	ection, FB Pin)					
FB OVP Trip voltage Level		V _{FB_OVP}	2.95	3.1	3.25	V
FB OVP De-bounce Time		T _{FB_OVP}		8		Cycle
FB UVP Trip voltage Level	(1)	V _{FB_UVP}		0.7		V
QRD Trip Level	(1)	IQRD		20		μА





PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
OTP (Over Temperature, 0	CS Pin)					
CS OTP Level		V _{CS_OTP}	0.175	0.2	0.225	V
CS OTP de-bounce time	(1)	T _{CS_OTP}		14		Cycle
Gate Drive Output (OUT P	in)					
Output Low Level	VCC =15V, lo=20mA	Vol			1	V
Output High Level	VCC =15V, lo=20mA	Vон	10		15	V
Rising Time *Load Capacitance= 1000pF		Tr		350		ns
Falling Time *Load Capacitance= 1000pF		T_f		30		ns
Output High Clamp Level VCC= 21V,1nF on OUT pin		Vo_clamp		13		V
Soft Start				<u> </u>		_
Soft Start Time	V_{CS_OFF} from 0.2V to 0.5V ⁽¹⁾	Tss		6		ms
SDSP (Secondary Diode S	Short Protection)					
SDSP Trip Level	Secondary diode short	Vcs_sdsp		1.6		V
De-bounce Cycle	(1)	T_{D_SDSP}		4		Cycle
OSCP (Output Short Circu	uit Protection)					
OSCP Trip Level		Vcs_oscp		UVLO _(OFF) + 3.9V		V
OSCP Delay Time	(1)	T _{D_OSCP}		10		ms
OPP (Over Power Protect	ion)					
OPP Trip Level		V _{COMP_OPP}		2.6		V
OPP Delay Time	After soft-start	T _{D_OPP}		66		ms
On Chip OTP (Over Temp	erature Protection)					
OTP Level	(1,2)	TINOTP		140		°C
OTP Hysteresis	(1,2)	TINOTP_HYS		12		°C

Notes:

- 1. Guaranteed by design.
- 2. The threshold temperature for enabling the output again and resetting the latch after OTP has been activated.






Fig. 1 VCC-HVBI & AC recovery





Fig. 2 V_{COMP} vs. PWM Frequency











Application Information Operation Overview

As long as the green power requirement becomes a trend and the power saving is getting more and more important for the switching power supplies and switching adaptors, the traditional PWM controllers are not able to support such new requirements. Furthermore, the cost and size limitation force the PWM controllers to be more powerful and with more functions to reduce the external part counts. The LD5762E1 is ideal for these applications. Its detailed features are described as below.

Internal High-Voltage Startup Circuit and Under Voltage Lockout (UVLO)

The traditional circuit provides the startup current through a startup resistor to power up the PWM controller. However, it consumes much significant power to meet the current power saving requirement. In most cases, startup resistors carry larger resistance and spend more time to start up.

To achieve the optimized topology, as shown in Fig. 9, LD5762E1 is implemented with a high-voltage startup circuit for such requirement. At startup, the high-voltage current source sinks current of AC Line/or Neutral to provide startup current and charge the capacitor C1 connected to VCC.

During the startup transient, the HV current will supply around 3mA to VCC capacitor until this VCC voltage reaches the UVLO threshold VCC. By using such configuration, the turn-on delay time will be almost same no matter under low-line or high-line conditions.





Fig. 9

As VCC trips UVLO_(OFF), HV pin will recharge VCC capacitor till VCC voltage rises back to UVLO_(ON) again. Since then, HV pin would no longer charge the capacitor and instead, send a gate drive signal to draw supply current for VCC from the auxiliary winding of the transformer. That minimizes the power loss on the start-up circuit successfully.

An UVLO comparator is embedded to detect the voltage across the VCC pin to ensure the supply voltage enough to power on the LD5762E1 and in addition, to drive the power MOSFET. As shown in Fig. 10, a hysteresis is provided to prevent shutdown from the voltage dip during startup. The turn-on and turn-off threshold level are set at 16V and 6V, respectively.



QR Mode Detection

The transformer will be demagnetized after the main power MOSFET turns off. A quasi resonant signal will be detected from auxiliary winding by FB pin through the external resister.

As soon as the current of the secondary side diode is down to zero during MOSFET-off period, the transformer's core is demagnetized completely. V_{DS} of MOSFET will resonate in discontinuous current mode. The resonance frequency (F_{QR}) will be obtained as below.

$$F_{QR} = \frac{1}{2\pi\sqrt{L_m \times C_R}} (Hz)$$

 $L_M = Inductance$ of primary winding

C_R = Resonance equivalent parasitic capacitance

If V_{DS} voltage falls to resonant valley level from max plateau value, the QRD comparator will be tripped while FB pin current is close to $20\mu A$.

Brown in/out Protection

The LD5762E1 features Burn-in/out function on HV pin. As the built-in comparator detects the half wave rectify line voltage condition, it will shut off the controller to prevent from any damage. Fig. 11 shows the operation. When V_{HV} < HVBO, the gate output will remain off even when the VCC already reaches UVLO_(ON). It therefore forces the VCC hiccup between UVLO_(ON) and UVLO_(OFF). Unless the line voltage rises over HVBI V_{AC} , the gate output will not start switching even as the next UVLO_(ON) is tripped. A hysteresis is implemented to prevent the false-triggering during turn-on and turn-off.




Fig. 11

Current Sensing, Leading-Edge Blanking and the Negative Spike on CS Pin

The typical current mode PWM controller feedbacks both current signal and voltage signal to close the control loop and achieve regulation. The LD5762E1 detects the primary MOSFET current across CS pin to control in peak





current mode and also limit the pulse-by-pulse current. The maximum voltage threshold of the current sensing pin sets at 0.71V. Thus the MOSFET peak current can be calculated as:

$$I_{PEAK(MAX)} = \frac{0.71V}{RS}$$

A 300ns leading-edge blanking (LEB) time is designed in the input of CS pin to prevent false-triggering from the current spike. In the low power applications, if the total pulse width of the turn-on spikes is less than 300ns and the negative spike on the CS pin does not exceed -0.3V, the R-C filter (as shown in Fig. 12) is free to eliminate.

However, the total pulse width of the turn-on spike is related to the output power, circuit design and PCB layout. It is strongly recommended to add a small R-C filter (as shown in Fig. 13) for larger power application to avoid the CS pin from being damaged by the negative turn-on spike.




Fig. 12




Fig. 13

Output Stage and Maximum Duty-Cycle

An output stage of a CMOS buffer with typical 70mA driving capability is incorporated to drive a power MOSFET directly. The maximum duty-cycle of LD5762E1 is limited to 80% to avoid the transformer saturation.

Voltage Feedback Loop

The voltage feedback signal is provided from the TL431 on the secondary side through the photo-coupler to the COMP pin of LD5762E1. Similar to UC384X, its input stage is feed the voltage divider with 1/2.5 ratio, that is,

$$V_{CS(PWM_{COMPARATOR})} = \frac{1}{2.5} \times V_{COMP}$$

A pull-high resistor is embedded internally to optimize the external circuit.

Internal Slope Compensation

A fundamental issue of current mode control is the stability problem when its duty-cycle is operated for more than 50%. To stabilize the control loop, the slope compensation is required in the traditional UC384X design by injecting the ramp signal from the RT/CT pin through a coupling capacitor. LD5762E1 has internal





<u>06/29/2020</u>

slope compensation circuit to simplify the external circuit design.

Oscillator and Switching Frequency

The LD5762E1 has the switching frequency between 65 kHz $\pm 8\%$ internally to optimize its performance in EMI, thermal treatment, component sizes and transformer design.

Dual-Oscillator Green-Mode Operation

There are many different topologies has been implemented in different chips for the green-mode or power saving requirements such as "burst-mode control", "skipping-cycle mode", "variable off-time control "...etc. The basic operation theory of all these approaches intended to reduce the switching cycles under light-load or no-load condition either by skipping some switching pulses or reduce the switching frequency.

By using LD proprietary dual-oscillator technique, the green-mode frequency can be well controlled and further to avoid the generation of audible noise.

Frequency Swapping

The LD5762E1 is built in with frequency swapping function, which makes it easy for the power supply designers to optimize EMI performance and system cost.


On/Off Control

Pulling COMP pin below V_{ZDC} will immediately disable the gate output of LD5762E1. Remove the pull-low signal to reset it.

Over Power Protection (OPP) – Auto Recovery

To protect the circuit from being damaged during over load condition and short or open loop condition, the LD5762E1 is implemented with smart OLP function. LD5762E1 features auto recovery function of it, see Fig. 14 for the waveform. In the example of the fault condition, the feedback system will force the voltage loop enter

toward the saturation and then pull the voltage high on COMP pin (V_{COMP}). When the V_{COMP} ramps up to the OLP tripped level (2.6V) and stays for more than the OLP delay time, the protection will be activate and then turn off the gate output to stop the switching of power circuit. The OLP delay time is set by internal high frequency counter. It is to prevent the false triggering from the power-on and turn-off transient.



Over Voltage Protection on VCC (OVP) – Auto Recovery

The V_{GS} ratings of the nowadays power MOSFETs are mostly with 29.5V maximum. To protect the V_{GS} from the fault condition, LD5762E1 is implemented with OVP function on VCC. As the VCC voltage is larger than the OVP threshold voltage, the output gate drive circuit will be shut off simultaneously and stop switching the power MOSFET.

The VCC OVP functions of LD5762E1 are auto-recovery mode. If the OVP condition, which usually causes by

open-loop of feedback, is not released, the VCC will tripped the OVP level again and re-shutdown the output. The VCC works in hiccup mode. Fig. 15 shows its operation.

Otherwise, when the OVP condition is removed, the VCC level will be resumed and the output will automatically return to the normal operation.




Fig. 15

On-Chip OTP - Auto Recovery

An internal OTP circuit is embedded inside the LD5762E1 to provide the worst-case protection for this controller. When the chip temperature rises higher than the trip OTP level, the output will be disabled until the chip is cooled down below the hysteresis window.

Under Voltage Protection on FB (FB_UVP) - Skip 1 Cycle

In order to prevent output short situation, LD5762E1 is implemented by FB_UVP. When the output load is shorted to ground, the voltage suddenly decreases to zero, which always reflects to auxiliary winding during the gate off region. Therefore, as VFB is lower than 0.7V during gate off region, and then the FB_UVP is triggered.

Over Voltage Protection on FB Pin (FB_OVP) - Auto Recovery

An output overvoltage protection is implemented in the LD5762E1. The auxiliary winding voltage can be reflected from secondary winding, in which the FB pin voltage is proportional to output voltage during the gate off time. OVP is worked by sensing the auxiliary voltage via the divided resistors R2, referring to Fig. 16. The equation of FB OVP is shown as follows.




Fig. 16

$$R_2 = \frac{R_1 \times V_{FB_OVP}}{V_a - V_{FB_OVP}}$$

$$V_{a} = \frac{N_{a}}{N_{S}} \left(V_{O} + V_{F} \right)$$

V_{FB_OVP} is the FB pin OVP trip voltage level. V_a is the auxiliary winding voltage which reflects from the forward voltage V_F of schottky diode and output voltage V_O. N_S is turns ration of secondary-side winding.

If V_{FB} overs the FB_OVP trip level, the internal counter starts counting 8 cycles, and then LD5762E1 goes to auto recovery mode.

Over Temperature Protection on CS Pin (CS OTP) - Auto Recovery

LD5762E1 is implemented over temperature protection on CS pin which senses voltage to determine NTC status during gate off region. As V_{CS} is greater than 0.2V and continues for 14 cycles, CS_OTP is triggered, than LD5762E1 is in auto recovery mode.

Secondary Diode Short Protection (SDSP) – Auto Recovery

The method that the LD5762E1 judges the logic of SDSP is described briefly as follows. When VCS is higher than 1.6V, even if the Ton < LEB+ T_{PD} ., the count is up to 4 times, its gate will be turned-off, shown as Fig. 17.




Fig. 17

Output Short Circuit Protection (OSCP) – Auto Recovery


The OSCP function can prevent the damage from output short circuit. Once the output is shorted, Vo and Vcc drop immediately, which always reflects the auxiliary winding during the gate off region. Therefore, as V_{FB} is lower than 0.7V during gate off region, then the FB_UVP is triggered, and skips one cycle. According to the close loop control, COMP voltage will pull high in the meanwhile. If the VCOMP pulls higher than 2.6V over 10 ms and Vcc drops below UVLO(OFF)+3.9V. At this time, the OSCP protection will be triggered and turn off the gate driving.

Pull-Low Resistor on the Gate Pin of MOSFET

The LD5762E1 consists of an anti-floating resistor at OUT pin to protect the output from damage in abnormally operation or condition due to false triggering of MOSFET. Even so, we still recommend adding an external one at the MOSFET gate terminal to provide more protection in case of disconnection of gate resistor R_G during power-on.

In such single-fault condition, as shown in Fig. 18, the resistor R_{GS} can provide a discharge path to avoid the

MOSFET from being false-triggered by the current through the gate-to-drain capacitor C_{GD} . Therefore, the MOSFET should be always pulled low and placed in the off-state as the gate resistor is disconnected or opened in any case.



from being false triggered by the current through C_{GD} , if R_G is disconnected.

Fig. 18

Protection Resistor on the Hi-V Path

In some other Hi-V process and design, there may be a parasitic SCR caused around HV pin, VCC and GND. As shown in Fig. 19, a small negative spike on the HV pin may trigger this parasitic SCR and cause latch-up between VCC and GND. It may damage the chip because of the equivalent short-circuit induced by such latch-up behavior.

Hi-V technology will eliminate parasitic SCR in LD5762E1. Fig. 20 shows the equivalent Hi-V structure circuit of LD5762E1. So that LD5762E1 is more capable to sustain negative voltage than similar products. However, a $10 \mathrm{K}\Omega$ resistor is recommended to be added in the Hi-V path to play as a current limit resistor whenever a negative voltage is applied.

Negative-triggered Parasitic SCR.
Small negative spike on HV pin will cause the latchup between VCC and GND.




Fig. 19





Fig. 20




Package Information SOP-7



	Dimensions i	n Millimeters	Dimensions in Inch		
Symbol	MIN	MAX	MIN	MAX	
Α	4.801	5.004	0.189	0.197	
В	3.810	3.988	0.150	0.157	
С	1.346	1.753	0.053	0.069	
D	0.330	0.508	0.013	0.020	
F	1.194	1.346	0.047	0.053	
Н	0.178	0.254	0.007	0.010	
I	0.102	0.254	0.004	0.010	
J	5.791	6.198	0.228	0.244	
M	0.406	1.270	0.016	0.050	
θ	0°	8°	0°	8°	



Package Information SOP-8



	Dimensions i	n Millimeters	Dimensions in Inch		
Symbol	MIN	MAX	MIN	MAX	
Α	4.801	5.004	0.189	0.197	
В	3.810	3.988	0.150	0.157	
С	1.346	1.753	0.053	0.069	
D	0.330	0.508	0.013	0.020	
F	1.194	1.346	0.047	0.053	
Н	0.178	0.254	0.007	0.010	
I	0.102	0.254	0.004	0.010	
J	5.791	6.198	0.228	0.244	
М	0.406	1.270	0.016	0.050	
θ	0°	8°	0°	8°	





Revision History

REV.	Date	Change Notice
00	06/29/2020	Original Specification

Important Notice

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.