

PWM+QR Multi-mode Controller with Primary Side Regulation

REV. 00

General Description

In order to enhance the efficiency performance, the LD5523E2/K2 integrates the multi-mode PWM controller, which consists of Quasi-Resonant (QR) PWM control for light load condition and Continue Conduction Mode (CCM) for heavy load condition. Moreover, the QR controller gains the system performance, but also brings the worse EMI capability, especially at boundary mode in heavy load. While the frequency swapping function of LD5523E2/K2 can reduce the EMI emission of SMPS and helps the power circuit designers to simply deal with EMI filter and saves several component and developing time.

The LD5523E2/K2 is implemented in SOT-26 package, and includes the comprehensive protection function, such as Over Load Protection (OLP), Over Voltage Protection (OVP), Output Short Circuit Protection (OSCP) and adjustable Over Temperature Protection (OTP). Furthermore, the programmable brown-in/out protection is built-in.


Features

- PSR CCM+QR Multi-Mode Control.
- Frequency Swapping for better EMI performance
- Low Startup Current (<1.5 μ A)
- Built-in load regulation compensation
- 65 kHz PWM switching frequency.
- Current mode control with cycle-by-cycle current limit
- UVLO (Under Voltage Lock Out)
- LEB (Leading-Edge Blanking) on CS pin
- VCC & FB Over Voltage Protection
- Bulk Over Voltage Protection (K2 only)
- Adjustable Brown in/out on FB pin.
- External OTP (Over Temperature Protection) on CS Pin
- Internal OTP (Over Temperature Protection)
- Gate Source/Sink Capability: 40mA/-170mA @ output pin with 1nF capacitor.

Applications


- Networking power supply
- Lower Power AC/DC Adaptor

Typical Application



Pin Configuration

SOT-26 (TOP VIEW)



Y : Year code (D: 2004, E: 2005.....)
W : Week code
PP : Production code
tnx2 : LD5523E2 or LD5523K2

Ordering Information

Part number	Package	TOP MARK	Shipping
LD5523E2 GL	SOT-26	tnE2/LD5523E2	3000 /tape & reel
LD5523K2 GL	SOT-26	tnK2/LD5523K2	3000 /tape & reel

The LD5523E2/LD5523K2 is ROHS compliant/ green packaged.


Protection Mode

Product Name	Switching Frequency	VCC_OVP	FB_OVP	FB_O/S	OLP	CS_OTP	BNI/BNO	Bulk cap OVP
LD5523E2	65kHz	Auto recovery	Auto recovery	Auto recovery	Auto recovery	Auto recovery	Auto recovery	X
LD5523K2	65kHz	Auto recovery	Auto recovery	Auto recovery	Auto recovery	Auto recovery	Auto recovery	Auto recovery

Pin Descriptions

NAME	PIN (SOT-26)	FUNCTION
GND	1	Ground
COMP	2	Output of the error amplifier for voltage compensation.
FB	3	Auxiliary voltage sense and feedback control.
CS	4	Current sense pin, connect to sense the switch current
VCC	5	Supply voltage pin.
OUT	6	Gate drive output to drive the external MOSFET Switch.

Block Diagram



Absolute Maximum Ratings

Supply Voltage VCC,.....	-0.3V ~30V
COMP.....	-0.3V ~ 7V
OUT.....	-0.3V ~ VCC+0.3V
FB, CS.....	-0.3V~ 7V
Maximum Junction Temperature.....	150°C
Storage Temperature Range.....	-65°C to 150°C
Package Thermal Resistance (SOT-26, θ_{JA}).....	200°C/W
Power Dissipation (SOT-26, at Ambient Temperature = 85°C).....	200mW
Lead temperature (Soldering, 10sec).....	260°C
ESD Voltage Protection, Human Body Model.....	2 KV
ESD Voltage Protection, Machine Model.....	200 V

Caution:

Stress exceeding maximum ratings may damage the device. Maximum ratings are stress ratings only. Functional operation above the recommended operating conditions is not implied. Extended exposure to stress above recommended operating conditions may affect device reliability.

Recommended Operating Conditions

Item	Min.	Max.	Unit
Operating Junction Temperature	-40	125	°C
VCC voltage	8	16	V
VCC capacitor	4.7	10	μF
COMP Capacitor	680	2200	pF
CS Filter Capacitor	47	390	pF
Start-up resistor Value (AC Side, Half Wave)	400K	2M	Ω
Start-up resistor Value (V_{Bulk} Side)	2M	4.5M	Ω

Note:

1. It's essential to connect VCC pin with a SMD ceramic capacitor (0.1μF~0.47μF) to filter out the undesired switching noise for stable operation. This capacitor should be placed close to IC pin as possible.
2. Connecting a capacitor to COMP pin is also essential to filter out the undesired switching noise for stable operation.
3. The small signal components should be placed close to IC pin as possible.

Electrical Characteristics

($T_A = +25^\circ\text{C}$ unless otherwise stated, $V_{CC}=12.0\text{V}$)

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
Supply Voltage (VCC Pin)						
Startup Current	$V_{CC}=\text{UVLO-ON}-0.05\text{V}$	I_{CC_ST}			1.5	μA
Operating Current	$V_{\text{COMP}}=0\text{V}$, OUT=open*	I_{CC_OP}		0.35		mA
	$V_{\text{COMP}}=3.5\text{V}$, OUT=1nF*	I_{CC_OP2}		1.5		mA
	Auto current protection*	I_{CC_OPA1}		0.8		mA
UVLO (OFF)		V_{CC_OFF}	6.5	7.0	7.5	V
UVLO (ON)		V_{CC_ON}	15.5	16.5	17.5	V
VCC OVP Level		V_{CC_OVP}	26.5	28	29.5	V
VCC OVP de-bounce time	*	N_{VCC_OVP}		6		Cycle
QRD (Quasi Resonant Detection, FB Pin)						
Reference Voltage, V_{REF}		V_{REF}	1.98	2.00	2.02	V
Load Compensation Current		$I_{\text{LOAD_COMP}}$	5.4	6	6.6	μA
Brown In Trip Level		I_{BNI}	90	95	100	μA
Brown Out Hysteresis	*	I_{BNO_HYS}		10		μA
Brown Out De-bounce Time	*	T_{DB_BNO}		75		ms
Bulk cap OVP level	(LD5523K2 only)	$I_{\text{BULK_OVP}}$	357	380	403	μA
Bulk cap OVP delay	*(LD5523K2 only)	$T_{\text{BULK_OVP}}$		450		ms
Current Sense (CS Pin)						
Maximum Input Voltage	Low Line	V_{CS_MAX}	0.9	0.95	1.0	V
Maximum Input Voltage	High Line*	V_{CS_MAX}		0.8		V
Minimum V_{CS} -off	Low Line	$V_{CS_MIN_L}$	0.12	0.145	0.17	V
Leading Edge Blanking Time	*	t_{LEB}		450		ns
Internal Slope Compensation	$T_{ON}>1.5\mu\text{s}$ to T_{ON_MAX} . (Linearly increase)*	V_{SLP_L}		225		mV
OTP (Over Temperature, CS Pin)						
CS OTP Level	*	V_{CS_OTP}		0.3		V
CS OTP de-bounce time		T_{CS_OTP}		1	6	ms
Oscillator for Switching Frequency						
CCM Frequency	Low Line	F_{CCM}	67	75	83	kHz
Minimum Frequency		F_{S_MIN}	300	350	400	Hz
Output Drive (OUT Pin)						
Maximum On Time		T_{ON_MAX}	10	12	14	μs
Output High Clamp Level	$V_{CC}=16\text{V}$ *	$V_{\text{OUT_CLAMP}}$	11.5	13	14.5	V

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
Soft Start						
Soft Start Time	Vcs-off from 0.5V to V _{CS_MAX(OFF)} *	t _{SS}		5		ms
FB OVP (Feedback Over Voltage Protection)						
FB Over Voltage Protection	*	V _{FB_OVP}		2.4		V
Open Loop Protection						
OLP Trip Level		V _{OLP}		4.5	4.75	V
OLP delay time	After soft-start*	T _{D_OLP}		65		ms
Internal OTP (Over Temperature)						
OTP Level	*	T _{OTP}		140		°C
OTP Hysteresis	*	T _{OTP_HYS}		22		°C

*: Guaranteed by design.

Typical Performance Characteristics




Fig. 1 UVLO (on) vs. Temperature




Fig. 2 UVLO (off) vs. Temperature




Fig. 3 Startup Current vs. Temperature




Fig. 4 Max Frequency vs. Temperature




Fig. 5 CCM Frequency (High Line) vs. Temperature




Fig. 6 Min Frequency vs. Temperature




Fig. 7 Reference Voltage vs. Temperature




Fig. 8 Load Compensation vs. Temperature




Fig. 9 V_{CSMAX} (Low Line) vs. Temperature




Fig. 10 $V_{CC OVP}$ vs. Temperature

Application Information

Operation Overview

The LD5523E2/K2 is an excellent primary side feedback controller with quasi-resonant operation to provide high efficiency. The LD5523E2/K2 removes the need for secondary feedback circuits while achieving excellent line and load regulation. It meets the green-power requirement and is intended for the use in those modern switching power suppliers and linear adaptors that demand higher power efficiency and power-saving. It integrates with more functions to reduce the external components counts and the size. Major features are described as below.

Under Voltage Lockout (UVLO)

An UVLO comparator is implemented in it to detect the voltage across VCC pin. It would assure the supply voltage enough to turn on the LD5523E2/K2 and further to drive the power MOS. As shown in Fig. 11, a hysteresis is built in to prevent shutdown from voltage dip during startup.




Fig. 11

Startup Current and Startup Circuit

The typical startup circuit to generate VCC of the LD5523E2/K2 is shown in Fig. 12. At startup transient, the

VCC is below the UVLO(ON) threshold, so there's no pulse delivered out from LD5523E2/K2 to drive the power MOS. Therefore, the current through R_{START} will be used to charge the capacitor C1. Until the VCC is fully charged to deliver the drive-out signal, the auxiliary winding of the transformer will provide supply current. Lower startup current requirement on the PWM controller will help to increase the value of R_{START} and then reduce the power consumption on R_{START} . By using CMOS process and some unique circuit design, the LD5523E2/K2 requires only 1.5µA max to start up. Higher resistance of R_{START} will spend much more time to start up. The user is recommended to select proper value of R_{START} and C1 to optimize the power consumption and startup time.




Fig. 12

Principle of CV Operation

In this primary side regulation converter, it can sense the output voltage from auxiliary winding. LD5523E2/K2 samples the auxiliary winding on the primary-side to regulate the output voltage, as shown in the Fig. 13. The voltage induced in the auxiliary winding is a reflection of the secondary winding voltage while the MOS is in off state. Via a resistor divider connected between the auxiliary winding and FB pin, the auxiliary voltage is sampled after the sample delay time which is defined as

34~42% of secondary current discharge time from previous cycle. And will be hold until the next sampling period. The sampled voltage is compared with an internal reference V_{REF} (2.00V) and the error will be amplified. The error amplifier output COMP reflects the load condition and controls the duty cycle to regulate the output voltage, thus constant output voltage can be achieved. The output voltage is given as:

$$V_{OUT} = 2.00V(1 + \frac{R_a}{R_b})(\frac{N_s}{N_a}) - V_F$$

Where V_F indicates the drop voltage of the output diode, R_a and R_b are top and bottom feedback resistor value, N_s and N_a are the turns of transformer secondary and auxiliary.

In case that the output voltage is sensed through the auxiliary winding; the leakage inductance will induce ringing to affect output regulation. To optimize the collector voltage clamp circuit will minimize the high frequency ringing and achieve the best regulation. Fig. 14 shows the voltage waveform of drain to source in compare to those with large undershoot due to leakage inductance induced ring (Fig. 15). The ringing may make the sample error and cause poor performance for output voltage regulation. A proper selection for resistor R_s which in series to the clamp diode, may reduce any large undershoot, as shown in Fig. 13.




Fig. 13




Fig. 14




Fig. 15

Load Regulation Compensation

LD5523E2/K2 is implemented with load regulation compensation to compensate the cable voltage drop and to achieve a better voltage regulation. The offset voltage across FB is produced by the internal sink current source during the sampling period. The internal sink current source is proportional to the value of over load current to compensate the cable loss as shown in Fig. 16. So, the offset voltage will decrease linearly and smoothly as the output current decreases from full-load to no-load. It is programmable by adjusting the resistance of the voltage divider to compensate the drop for cable lines used in various conditions. The I_{LC_MAX} is 6 μ A for LD5523E2/K2. The equation of internal sink current is shown as:

$$I_{LC} = I_{LC_MAX} \times \frac{I_{RATED}}{I_{OLP}} (\mu A)$$

Where

The I_{RATED} means the output current in rated.

The I_{LC} is calculated current of load compensation.

The I_{LC_MAX} is the maximum current of load compensation.

The I_{OLP} means the over load protection current.

For Networking used to set the $I_{OLP}=130\% \sim 150\% \times I_o$

The compensation current versus I_o is shown as:




Fig. 16

Oscillator and Switching Frequency

The LD5523E2/K2 is implemented with frequency swapping function which helps the power supply designers to both optimize EMI performance and lower system cost.

Quasi-Resonant Mode Detection

The LD5523E2/K2 employs quasi-resonant (QR) switching scheme to switch in valley-mode either in CV or CC operation. This will greatly reduce the switching loss and the ratio dv/dt in the entire operating range for the power supply. Fig. 17 shows the typical QR detection block. The QR detection will detect auxiliary winding signal to drive MOS as FB pin voltage drops to 0.2V. The QR comparator will not activate if FB pin voltage remains above 0.4V.




Fig. 17

Multi-Mode Operation

The LD5523E2/K2 is a QR+CCM controller operating in multi-modes. The controller changes operation modes according to line voltage and load conditions. At heavy-load, there might be two situations to meet. If the system AC input is in low line, for better performance in low line ripple and decrease primary side peak current, the LD5523E2/K2 will turn on in CCM-Mode with CCM frequency 75 kHz. If in high line, the switching frequency will decrease to 65 kHz, in this state, the controller will work in QR mode or skip the first valley to turn on in 2nd, 3rd....valley. The switching frequency would vary depending on the line voltage and the load conditions when the system is operated in multi-mode.

At medium load conditions (operation frequency about 25 kHz ~ 75 kHz in low line), the frequency is clamped between green mode frequency and maximum frequency. However, the characteristic in valley switching behaves will without problem in this condition. The LD5523E2/K2 will turn on in 4th, 5th.... valley. That is, when the load decreases, the system will automatically skip some valleys and the switching frequency is therefore reduced. A smooth frequency fold-back and high power efficiency are then achieved. Also the light load condition, makes the

switching frequency decreases to 25 kHz, the better efficiency is achieved equally.

At zero load or very light load conditions, the system operates in minimum frequency for power saving. The system modulates the frequency according to the load conditions.

Current Sensing and Leading-Edge Blanking

The typical current mode of PWM controller feedbacks both current signal and voltage signal to close the control loop and achieve regulation. As shown in Fig. 13, the LD5523E2/K2 detects the primary MOS current from the CS pin, which is not only for the peak current mode control but also for the pulse-by-pulse current limit. The maximum voltage threshold of the current sensing pin is set at 0.95V in low line, 0.8V in high line. From above, the MOSFET peak current can be obtained from below.

$$I_{PEAK(MAX)} = \frac{0.95V}{R_{CS}} \quad \text{At Low Line}$$

$$I_{PEAK(MAX)} = \frac{0.8V}{R_{CS}} \quad \text{At High Line}$$

A leading-edge blanking (LEB) time about 450ns is included in the input of CS pin to prevent the false-trigger from the turn-on current spike.

High/Low Line Detection

LD5523E2/K2 has setting the high/low line detect voltage through (Ra), assume that V_{HL_H} is the boundary voltage between high/low line detect level. The equation of Ra is shown as:

$$R_a = \frac{V_{HL_H} \times \sqrt{2} \times \frac{N_a}{N_p}}{200\mu A}$$

The high line current as 200 μ A, according to the Ra value the C.C. compensation will adjust at different lines voltage.

Principle of C.C. Operation

The primary side control scheme is applied to eliminate secondary feedback circuit or opto-coupler, which will reduce the system cost. The switching waveforms are shown in Fig. 18. The output current "Io" can be expressed as:

$$\begin{aligned} I_O(A) &= \frac{i_{S,M} \times T_{DIS}}{T_S} \\ &= \frac{N_P}{N_S} \times i_{P,M} \times \frac{T_{DIS}}{T_S} \\ &= \frac{N_P}{N_S} \times \frac{V_{CSM}}{R_{CS}} \times \frac{T_{DIS}}{T_S} \end{aligned}$$

The primary mean current ($i_{P,M}$), The secondary mean current ($i_{S,M}$), inductor current discharge time (T_{DIS}) and switching period (T_S) can be detected by the IC. The ratio of $V_{CSM} \cdot T_{DIS} / T_S$ will be modulated as a constant ($V_{CSM} \cdot T_{DIS} / T_S = I_{CC} = 1/4$), so that I_O can be obtained as

$$\begin{aligned} I_O(A) &= \frac{N_P}{N_S} \times \frac{V_{CSM}}{R_{CS}} \times \frac{T_{DIS}}{T_S} \\ &= \frac{N_P}{N_S} \times \frac{I_{CC}}{R_{CS}} \end{aligned}$$

However this is an approximate equation. The user may fine-tune it according to the experiment result.




Fig. 18

OVP (Over Voltage Protection) on VCC – Auto Recovery

LD5523E2/K2 is implemented with OVP function through VCC. As the VCC voltage rises over the OVP threshold voltage, the output drive circuit will be shut off simultaneously thus to stop the switching of the power MOS until the next UVLO (ON) arrives. The VCC OVP function of LD5523E2/K2 is an auto-recovery type. The Fig. 19 shows its auto recovery operation. That is, if the OVP condition is removed, it will resume to normal output voltage and VCC level in normal condition.




Fig. 19

Over Load Protection (OLP) – Auto Recovery

LD5523E2/K2 is implemented with OLP function. LD5523E2/K2 features auto recovery function of it. In the example of the fault condition, the feedback system will force the voltage loop enter toward the saturation. As the built in V_{COMP} tripped pull high level and stay for more than the OLP delay time, the protection will be activated and then turn off the gate output to stop the switching of power circuit. The OLP delay time is set by internal high frequency counter. It is to prevent the false triggering from the power-on and turn-off transient. The OLP delay time is set as 65ms without soft start.

FB Open/Short Circuit Protection – Auto Recovery for LD5523E2/K2

In soft start period, the Fig. 20 shows the operation. When FB lower arm resistor is short to GND or upper arm resistor open, which keeps on i_{FB} smaller than $12.5\mu A$. Then the soft start will turn to generate a driving signal and keep auto recovery till FB open or short fault is removed.




Fig. 20

Brown-In/ Brown-Out Protection (BNI/BNO) and Bulk Cap OVP– Auto Recovery

The LD5523E2/K2 integrates the brown in, brownout protection and valley detection into FB pin. The auxiliary voltage reflects a proportional bulk voltage during the on time. Fix the internal current at the BNI, BNO and BULK_OVP (LD5523K2 only), the BNI level could be set by modulating the FB divided resistors and auxiliary voltage, as shown in Fig. 21. For preventing the abnormal condition of line voltage to causing damage, BNO function is implemented, while turns off the gate signal after de-bounce time 65ms as BNO occurring, as shown in Fig. 22. The BULK_OVP is implemented as shown in Fig. 24.

The gate signal will be turned off after de-bounce time 450ms, while I_{BULK_OVP} is tripped. If V_{BULK} over $V_{DC_BULK_OVP}$ before start up then de-bounce time is 5ms. The relationship of input voltage and BNI/BNO and Bulk_OVP is as follows.

$$V_{DC_BNI} = \frac{N_p}{N_a} \cdot I_{BNI} \cdot R_a$$

$$V_{DC_BNO} = \frac{N_p}{N_a} \cdot I_{BNO} \cdot R_a$$

$$V_{DC_BULK_OVP} = \frac{N_p}{N_a} \cdot I_{BULK_OVP} \cdot R_a$$

Where

V_{DC_BNI} is predicted BNI DC value of input voltage.

V_{DC_BNO} is predicted BNO DC value of input voltage.

$V_{DC_BULK_OVP}$ is predicted BULK_OVP DC value of input voltage.

I_{BNI} is BNI trip current, I_{BNO} is BNO trip current.

I_{BULK_OVP} is BULK OVP trip current.

N_p is turns ration of primary-side winding.

N_a is turns ration of auxiliary winding.




Fig. 21




Fig. 22

Over Voltage Protection on FB pin (FB OVP) – Auto Recovery

An output overvoltage protection is implemented in the LD5523E2/K2. The auxiliary winding voltage can be reflected from secondary winding, in which the FB pin voltage is proportional to output voltage during the gate off time. OVP is worked by sensing the auxiliary voltage via the divided resistors R_b , referring to Fig. 21. If V_{FB} overs the FB OVP trip level, the internal counter starts counting 6 cycles, and then LD5523E2/K2 goes to auto-recovery protection mode until the FB OVP status is defused.

PCB Layout Guideline – Power GND & Signal GND

As shown in Fig. 23. The orange power ground path should be wide enough and keep away from low voltage path. A low voltage signal as COMP ground should be

through IC ground and VCC cap ground to make the loop as small as possible, which is shown in pink line. The ground of auxiliary winding goes through FB resistor ground, then, returning VCC cap ground, which is presented in blue line. Finally, the VCC ground is back to bulk cap ground as shown in green line.




Fig. 23

Over Temperature Protection on CS Pin (CS OTP) – Auto Recovery

LD5523E2/K2 is implemented over temperature protection on CS pin which senses voltage to determine NTC status during gate off region. As VCS is greater than 0.3V and continues for 1ms, CS_OTP is triggered, then LD5523E2/K2 is in auto recovery mode till the temperature drops to setting work condition.





Fig. 24

Package Information

SOT-26



Symbol	Dimension in Millimeters		Dimensions in Inches	
	Min	Max	Min	Max
A	2.692	3.099	0.106	0.122
B	1.397	1.803	0.055	0.071
C	-----	1.450	-----	0.057
D	0.300	0.500	0.012	0.020
F	0.95 TYP		0.037 TYP	
H	0.080	0.254	0.003	0.010
I	0.050	0.150	0.002	0.006
J	2.600	3.000	0.102	0.118
M	0.300	0.600	0.012	0.024
θ	0°	10°	0°	10°

Important Notice

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.

Revision History

REV.	Date	Change Notice
00	08/20/2018	Original Specification