

## Green-Mode PWM Controller Integrated with Brown-Out and OTP Protections

Rev. 01

### General Description

The LD7539E is built-in with several functions, protection and EMI-improved solution in a tiny package. It takes less components counts or circuit space, especially ideal for those total solutions of low cost.

The implemented functions include low startup current, green-mode power-saving operation, leading-edge blanking of the current sensing and internal slope compensation. It also features more protections like BNO (Brownout), OTP (Over Temperature Protection), OLP (Over Load Protection) and OVP (Over Voltage Protection) to prevent circuit damage occurred under abnormal conditions.

Furthermore, the Frequency Swapping function is to reduce the noise level and thus helps the power circuit designers to easily deal with the EMI filter design by spending minimum amount of component cost and developing time.


### Features

- High-Voltage CMOS Process with Excellent ESD protection
- Very Low Startup Current (<math><14\mu\text{A}</math>)
- Green Mode Control
- UVLO (Under Voltage Lockout)
- LEB (Leading-Edge Blanking) on CS Pin
- Internal Frequency Swapping
- Internal Slope Compensation
- AC Input BNO (Brownout) Protection
- OVP (Over Voltage Protection) on VCC Pin
- Adjustable OVP (Over Voltage Protection) on CS Pin
- Adjustable OCP (Over Current Protection) on CS Pin
- OTP (Over Temperature Protection) through a NTC
- OLP (Over Load Protection)
- 250mA/500mA Driving Capability

### Applications


- Switching AC/DC Adaptor and Battery Charger
- Open Frame Switching Power Supply

### Typical Application



## Pin Configuration

SOT-26 (TOP VIEW)



YY, Y : Year code (D: 2004, E: 2005.....)  
 WW, W : Week code  
 PP : Production code  
 P39E : LD7539E

## Ordering Information

Part number	Package	Top Mark	Shipping
LD7539E GL	SOT-26	YWP/39E	3000 /tape & reel

The LD7539E is ROHS compliant/ Green Packaged.


## Protection Mode

Switching Freq.	VCC OVP	CS OVP	OLP	OTP Pin
63kHz ~ 67kHz	Auto Recovery	Auto Recovery	Auto Recovery	Auto Recovery

## Pin Descriptions

SOT-26	NAME	FUNCTION
1	GND	Ground
2	COMP	Voltage feedback pin (same as the COMP pin in UC384X). Connect a photo-coupler to close the control loop and achieve the regulation.
3	BNO/OTP	This pin is connected to the AC line input via two resistors to achieve brownout function. This pin also can achieve the OTP function by connecting an external NTC thermal resistor from this pin to GND pin.
4	CS	Current sense pin, connect it to sense the MOSFET current. This pin is also connected to an auxiliary winding of the PWM transformer through a resistor and a diode for output over-voltage protection.
5	VCC	Supply voltage pin
6	OUT	Gate drive output to drive the external MOSFET

**Block Diagram**



## Absolute Maximum Ratings

Supply Voltage VCC.....	-0.3V ~ 30V
COMP, BNO/OTP, CS.....	-0.3V ~ 6V
OUT.....	-0.3V ~ VCC+0.3V
OUT.....	-20mA (t<500ns)
Maximum Junction Temperature.....	150°C
Storage Temperature Range.....	-65°C ~ 150°C
Package Thermal Resistance (SOT-26, $\theta_{JA}$ ).....	200°C/W
Power Dissipation (SOT-26, at Ambient Temperature = 85°C).....	200mW
Lead temperature (Soldering, 10sec).....	260°C
ESD Voltage Protection, Human Body Model.....	2.5 kV
ESD Voltage Protection, Machine Model.....	250 V

### Caution:

Stress exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stress above Recommended Operating Conditions may affect device reliability.

## Recommended Operating Conditions

Item	Min.	Max.	Unit
Operating Ambient Temperature	-40	85	°C
Operating Junction Temperature	-40	125	°C
Supply VCC Voltage	8.5	26.5	V
VCC Capacitor	3.3	10	μF
Start-up resistor Value (AC Side, Half Wave)	700k	1.8M	Ω
Comp Pin Capacitor	1	100	nF
CS Pin Capacitor Value	47	390	pF

### Note:

1. It's essential to connect VCC pin with a SMD ceramic capacitor (0.1μF~0.47μF) to filter out the undesired switching noise for stable operation. This capacitor should be placed close to IC pin as possible
2. It's essential to connect a capacitor with COMP to filter out the undesired switching noise for stable operation.
3. The small signal components should be placed close to the IC pin as possible.

## Electrical Characteristics

( $T_A = +25^\circ\text{C}$  unless otherwise stated,  $V_{CC}=15.0\text{V}$ )

PARAMETER	CONDITIONS	Symbol	MIN	TYP	MAX	UNITS
<b>Supply Voltage (VCC Pin)</b>						
Startup Current	$V_{CC} < UVLO(ON)$	$I_{CC\_ST}$		9	14	$\mu\text{A}$
Operating Current (with 1nF load on OUT pin)	$V_{COMP}=0\text{V}$	$I_{CC\_OP2}$	0.5	0.58	0.66	$\text{mA}$
	$V_{COMP}=3\text{V}$	$I_{CC\_OP1}$		1.80		$\text{mA}$
	OLP, OVP, OTP Tripped / Auto	$I_{CC\_OPA}$		0.45		$\text{mA}$
	BNO Tripped	$I_{CC\_BNO}$		0.39		$\text{mA}$
UVLO(OFF)		$V_{CC\_OFF}$	8.0	8.5	9.0	V
UVLO(ON)		$V_{CC\_ON}$	15	16	17	V
BNO Enable VCC Level		$V_{EN\_BNO}$	12	13	14	V
VCC OVP Level		$V_{CC\_OVP}$	25	26	27	V
VCC OVP pin de-bounce time	*	$t_{D\_VCCOVP}$		8		cycle
<b>Voltage Feedback (Comp Pin)</b>						
Short Circuit Current	$V_{COMP}=0\text{V}$	$I_{COMP}$	0.105	0.125	0.145	$\text{mA}$
Open Loop Voltage	COMP pin open	$V_{COMP\_OPEN}$	4.75	5	5.25	V
Green Mode Threshold VCOMP	*	$V_G$		2.4		V
Zero Duty Threshold VCOMP		$V_{ZCD}$		1.4		V
Zero Duty Hysteresis		$V_{ZCDH}$		100		mV
<b>Current Sensing (CS/OVP pin)</b>						
Maximum Input Voltage		$V_{CS\_MAX}$	0.837	0.85	0.863	V
Max. OCP Compensation Current		$I_{OCP}$	234	240	246	$\mu\text{A}$
Leading Edge Blanking Time, LEB		$t_{LEB}$	170	230	290	ns
Internal Slope Compensation	0% to $D_{MAX}$ . (Linearly increase)*	$V_{SLP\_L}$		300		mV
Input impedance		$Z_{CS}$	1			$\text{M}\Omega$
Delay to Output	*	$t_{PD}$			100	ns
Soft Start Duration	*	$t_{SS}$		6.5		ms
<b>Over Voltage Protection (CS/OVP pin)</b>						
OVP Trip Current Level		$V_{CS\_OVP}$	0.182	0.2	0.218	V
De-bounce Cycle	*	$t_{D\_CSOVP}$		8		Cycle

PARAMETER	CONDITIONS	Symbol	MIN	TYP	MAX	UNITS
<b>Oscillator for Switching Frequency</b>						
Frequency	With frequency swapping	$F_{SW}$	63		67	kHz
Green Mode Frequency, FREQG	With frequency swapping	$F_{SW\_GREEN}$	21.5		28	kHz
Temp. Stability	(-20°C ~85°C)*	$F_{SW\_TS}$	0	5		%
Voltage Stability	(VCC=11V-25V)*	$F_{SW\_VS}$	0	1		%
<b>Gate Drive Output (OUT Pin)</b>						
Output Low Level	VCC=15V, I <sub>o</sub> =20mA	$V_{OL}$			1	V
Output High Level	VCC=15V, I <sub>o</sub> =20mA	$V_{OH}$	8		15	V
Output High Clamp Level	VCC=20V	$V_{O\_CLAMP}$		15		V
Rising Time	Load Capacitance=1000pF	$t_r$		150	250	ns
Falling Time	Load Capacitance=1000pF	$t_f$		50	100	ns
Max. Duty		$MAD$	71	75	79	%
<b>OLP (Over Load Protection)</b>						
OLP Trip Level		$V_{OLP}$	4.2	4.4	4.6	V
OLP Delay Time at start-up	OLP+ Soft Start*	$t_{D\_OLPSS}$		71.5		ms
OLP Delay Time after start-up		$t_{D\_OLP}$		65		ms
<b>BNO Pin Protection (BNO/OTP Pin) Auto Recovery</b>						
BNO IN Trip Level		$V_{BNI}$	9.2	10	10.8	μA
BNO Out Trip Level		$V_{BNO}$	8.28	9	9.72	μA
BNO IN De-bounce Time	$V_{COMP} > 3V$	$t_{D\_BNI}$		250		μs
BNO Out De-bounce Time	$V_{COMP} > 3V$	$t_{D\_BNO}$		40		ms
<b>OTP Pin Protection (BNO/OTP Pin)</b>						
OTP Pin Source Current		$I_{OTP}$	93	100	107	μA
OTP Turn-On Trip Level		$V_{OTP\_ON}$	2.50	2.55	2.60	V
OTP Turn-Off Trip Level		$V_{OTP\_OFF}$	2.45	2.50	2.55	V
OTP pin de-bounce time	$V_{COMP} > 3V$	$t_{D\_OTP}$	400	500	600	μs
OTP detect time	*	$t_{DET\_OTP}$		2		ms

\*: Guaranteed by design.

## Typical Performance Characteristics




Fig. 1 UVLO(on) vs. Temperature




Fig. 2 UVLO(off) vs. Temperature




Fig. 3 Frequency vs. Temperature




Fig. 4 Green Mode Frequency vs. Temperature




Fig. 5 Max Duty vs. Temperature




Fig. 6 Vcs-max vs. Temperature




Fig. 7 Start-up current vs. Temperature




Fig. 8 Vcc OVP vs. Temperature




Fig. 9 Vcomp Open Voltage vs. Temperature




Fig. 10 OLP Trip Level vs. Temperature




Fig. 11 OLP Delay Time vs. Temperature




Fig. 12 CS OVP Trip Level vs. Temperature



## Application Information

### Operation Overview

The LD7539E meets the green-power requirement and is intended for the use in those modern switching power suppliers and adaptors which demand higher power efficiency and power-saving. It integrates more functions to reduce the external components counts and the size. Its major features are described as below.

### Under Voltage Lockout (UVLO)

An UVLO comparator is implemented in it to detect the voltage on the VCC pin. It would assure the supply voltage enough to turn on the LD7539E PWM controller and further to drive the power MOSFET. As shown in Fig. 1, a hysteresis is built in to prevent the shutdown from the voltage dip during startup.




Fig. 1

### Startup Current and Startup Circuit

The typical startup circuit to generate VCC of the LD7539E is shown in Fig. 2. During the startup transient, the VCC is below UVLO threshold. Before it has sufficient voltage to develop OUT pulse to drive the power MOSFET, R1 will provide the startup current to charge the capacitor C1. Once VCC obtains enough voltage to turn on the LD7539E and further to deliver the gate drive signal, it will enable the auxiliary winding of the transformer to provide supply current. Lower startup

current requirement for the PWM controller will help to increase the value of R1 and then reduce the power consumption on R1. By using CMOS process and the special circuit design, the maximum startup current for LD7539E is only for 14μA.

If a higher resistance value of the R1 is chosen, it will usually spend more time to start up. To carefully select the value of R1 and C1 will optimize the power consumption and startup time.




Fig. 2

### Current Sensing and Leading-edge Blanking

The typical current mode of PWM controller feedbacks both current signal and voltage signal to close the control loop and achieve regulation. As shown in Fig. 3, the LD7539E detects the primary MOSFET current across the CS pin, which is not only for the peak current mode control but also for the pulse-by-pulse current limit. The maximum voltage threshold of the current sensing pin is set at 0.85V. From above, the MOSFET peak current can be obtained from below.

$$I_{PEAK(MAX)} = \frac{0.85V}{R_S}$$

A leading-edge blanking (LEB) time is included in the input of CS pin to prevent the false-trigger from the current spike.




Fig. 3

### Output Stage and Maximum Duty-Cycle

An output stage of a CMOS buffer, with typical 250-/500mA driving capability, is incorporated to drive a power MOSFET directly. And the maximum duty-cycle of LD7539E is limited to 75% to avoid the transformer saturation.

### Voltage Feedback Loop

The voltage feedback signal is provided from the TL431 at the secondary side through the photo-coupler to the COMP pin of the LD7539E. Similar to UC3842, the LD7539E would carry a diode voltage offset at the stage to feed the voltage divider at the ratio of RA and RB, that is,

$$V_{-(PWM_{COMPARATOR})} = \frac{R}{R+2R} \times (V_{COMP} - V_F)$$

A pull-high resistor is embedded internally and therefore no extra component is required.

### Oscillator and Switching Frequency

The LD7539E is implemented with Frequency Swapping function which helps the power supply designers both to optimize EMI performance and lower system cost. The switching frequency will be randomly generated between 63 kHz and 67 kHz. This Frequency Swapping function is Leadtrend's patented technology. CN1329638, TWI377770, US8049571, US20120019329.

### Green-Mode Operation

By using the green-mode control, the switching frequency can be reduced at light load. The green-mode control is Leadtrend Technology's own property. Fig. 4 shows the characteristics of the switching frequency vs. the comp pin voltage ( $V_{COMP}$ )

### On/Off Control

The LD7539E will be turned off if COMP pin is pulled below 1.4V. The output of the LD7539E will be disabled immediately under such condition. The off-mode will not be released until the pull-low signal is removed.




Fig. 4

### Internal Slope Compensation

In the conventional applications, the problem of the stability is a critical issue for current mode controlling, when it operates over 50% duty-cycle. As UC384X, It takes slope compensation from injecting the ramp signal of the RT/CT pin through a coupling capacitor. It therefore

requires no extra design for the LD7539E since it has integrated it already.

## Brownout and OTP Protection

LD7539E is implemented with BNO and OTP protection in one pin. As shown in Fig. 5. It detects BNO signal during positive cycle of AC input voltage and OTP signal during negative cycle, working with an unfiltered AC input (Line or Neutral). During the positive cycle, S1 will turn on and BNO comparator will sense the input voltage S1. Then, BNO/OTP pin voltage will drop to 0.3V, less than the forward conducted voltage of D1, D2. Meanwhile, there's no more current flowing through NTC to affect BNO function. However, the D1 and D2 will leak a little current at high temperature. So, the BNO level will be affected. It's suggested to choose low leakage current type of D1 and D2 (EX: BAS116WS) to increase BNO accuracy. While S1's current stays at low level (<BNO out trip level) for more than a de-bounce time, the BNO comparator will turn off the controller and VCC will hiccup between UVLO-ON and UVLO-OFF until the S1's current draws back above BNO in trip level. The brownout protection is auto recovery.

During negative cycle, the S1 current will sink to 2μA and S1 is disabled, leaving S2 enabled to detect OTP function. After 2ms of OTP detecting time, the OTP function will be disabled and BNO function enabled. When S2 is on, a constant current ( $I_{OTP}$ ) flows through NTC resistor and produces voltage over BNO/OTP pin. If the BNO/OTP pin voltage is lower than OTP turn-off trip level and lasts for a de-bounce time, OTP is activated and stops PWM switching. It is necessary to waiting for minutes to cool down the circuit, NTC resistance will increase and raise BNO/OTP pin voltage up above OTP turn-on trip level. The over temperature protection is auto recovery.




Fig. 5

## Adjustable Over Current Compensation (CS/OVP Pin)

In general, the power converter can deliver more current with high input voltage than low input voltage. To compensate this, an offset voltage is added to the CS signal by an internal current source ( $I_{OCP}$ ) and an external resistor ( $R_{OCP}$ ) in series between the sense resistor ( $R_s$ ) and the CS/OVP pin, as shown in Fig. 6. Different values of resistors in series with the CS pin may adjust the amount of compensation. The value of  $I_{OCP}$  depends on the duty cycle of OUT pin. The equation of  $I_{OCP}$  is decreased as:

$$I_{OCP} = \begin{cases} (0.625 - Duty) \cdot 480\mu A & (0.125 < Duty < 0.625) \\ 0\mu A & (Duty \geq 0.625) \\ 240\mu A & (Duty \leq 0.125) \end{cases}$$

At light load, this offset is in same level of magnitude as the current sense signal, it shall be canceled. Therefore the compensation current will be fully added once the COMP voltage is above 3.0V.

$R_{OCP}: 470\Omega \sim 1.2k\Omega$ ;  $C_{OCP}: 47pF \sim 390pF$




Fig. 6

## Output Over Voltage Protection (CS/OVP Pin) - Auto Recovery

An output over voltage protection is implemented in the LD7539E, as shown in Fig. 7 and 8. The auxiliary winding voltage is reflected to secondary winding and therefore the flat voltage on the CS/OVP pin is proportional to the output voltage. By sensing the auxiliary voltage via the divided resistors, LD7539E can sample this flat voltage level after some delay time to perform output over voltage protection. This delay time is used to ignore the voltage ringing from leakage inductance of PWM transformer. The sampling voltage level is compared with internal threshold voltage 0.2V. If the sampling voltage exceeds the OVP trip level, an internal counter starts counting subsequent OVP events. The counter has been added to prevent incorrect OVP detection which might occur during ESD or lightning events. However, if typically 8 cycles of subsequent OVP events are detected, the OVP circuit switches the power MOSFET off.




Fig. 7




Fig. 8

## Over Load Protection (OLP) - Auto Recovery

To protect the circuit from damage due to over load condition / short or open loop condition, the LD7539E is built in with smart OLP function. It also features auto recovery; see Fig. 9 for the waveform. In case of fault condition, the feedback system will force the voltage loop toward the saturation and then pull the voltage high on COMP pin ( $V_{COMP}$ ). When the  $V_{COMP}$  ramps up to the OLP threshold and continues over OLP delay time, the protection will be activated and then turn off the gate output to stop the switching of power circuit.

With the protection mechanism, the average input power will be minimized to remain the component temperature and stress within the safe operating area.




Fig. 9

## OVP (Over Voltage Protection) on VCC - Auto Recovery

When VCC voltage is higher than the OVP threshold, the output gate drive circuit will be shutdown simultaneously and the switching of the power MOSFET is disabled until the next UVLO(ON).

The VCC OVP function of LD7539E is auto-recoverable. If the OVP condition, usually caused by open-loop of feedback, is not released, the VCC will tripped the OVP level again and re-shutdown the output. The VCC works in hiccup mode. Fig.10 shows its operation.

Otherwise, when the OVP condition is removed, the VCC level will be resumed and the output will automatically return to the normal operation.




Fig. 10

## MOSFET Characteristic

The MOSFET is divided into three operation regions, ohmic region, saturation region, and the cut-off region, shown as Fig. 11. For switching power supply applications, it shall operate in ohmic and cut-off region. Never reach the region of saturation; it would cause damage for acting beyond the maximum safety operating area. It's necessary to check the characteristic of MOSFET. Fig. 12 shows a totem pole architecture for the circuit of OUT. The output high level of OUT is at around  $V_{CC}-1.5V$ . Refer to on-region characteristics of the MOSFET, check the saturation current of  $V_{GS_{H(MIN)}}$  to make sure the saturation current is high enough to activate MOSFET to operate in ohmic region. In order not to decrease the voltage across VG, it's recommended not to connect a forward diode between the gate of the MOSFET and OUT pin, for example like Fig.13.

In addition, pull VCC level high to maintain  $V_{GS_{H}}$  in high level, for example:

1. Increase  $N_x$  value to pull VCC level high.
2. Increase VCC capacitance to improve VCC's performance in dropping at startup transient, shown as Fig 14.




Fig. 11




Fig. 14




Fig. 12





Fig. 13

## Package Information

SOT-26



Symbol	Dimension in Millimeters		Dimensions in Inches	
	Min	Max	Min	Max
A	2.692	3.099	0.106	0.122
B	1.397	1.803	0.055	0.071
C	-----	1.450	-----	0.057
D	0.300	0.500	0.012	0.020
F	0.95 TYP		0.037 TYP	
H	0.080	0.254	0.003	0.010
I	0.050	0.150	0.002	0.006
J	2.600	3.000	0.102	0.118
M	0.300	0.600	0.012	0.024
θ	0°	10°	0°	10°

### Important Notice

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.

**Revision History**

Rev.	Date	Change Notice
00	09/18/2014	Original specification
01	10/17/2014	Add OUT pin Absolute Maximum Rating