FP6722

## Low Quiescent Current Boost Converter

## Description

The FP6722 is a high efficiency hysteretic current mode topology synchronous boost DC/DC converter which could operate from single/dual-cell NiCd, NiMH or alkaline battery such as input voltage below 0.7 V . The converter output voltage can be adjusted from 1.8 V to a maximum of 5.5 V by an external resistor divider. Besides the converter includes a $0.5 \Omega \quad \mathrm{~N}$-channel MOSFET switch and $0.7 \Omega$ P-channel synchronous rectifier. So no external Schottky diode is required and could get better efficiency near 94\%.

The FP6722 is available in a space-saving SOT-23-6 package for portable application.

## Features

- Low IQ, 5.5 AA Max Quiescent Current
- Operating Input Voltage from 0.7 V to 5.5 V
- Feedback Voltage 500 mV
- 500 mA Switching Current Limit
- Hysteresis switching frequency
- Adjustable Output Voltage from 1.8 V to 5.5 V
- Input Under Voltage Lockout
- Very Low Shutdown Current at 0.2uA
- $\pm 2.6 \%$ Output Voltage Accuracy
- Output Overvoltage Protection
- Over-Temperature Protection
- Pass-Through Function during Shutdown
- SOT-23-6 Package


## Applications

- Handheld Instrument
- Cordless Phone
- Wireless Handset
- GPS Receiver
- Battery Powered Applications
- 1 to 3 Cell Alkaline, NiCd or NiMH
- 1 Cell Li-lon or Li-Primary
- White or Status LEDs
- Smartphones


## Ordering Information

FP6722


SOT-23-6 Marking

| Part Number | Product Code |
| :---: | :---: |
| FP6722S6 | FX9 |

FP6722

## Typical Application Circuit



Figure 2. Typical Application Circuit of FP6722

## Functional Pin Description

| Pin Name | Pin No. | Pin Function |
| :---: | :---: | :--- |
| SW | $\mathbf{1}$ | Switch input pin which is connected to inductor. |
| GND | $\mathbf{2}$ | Ground pin. |
| EN | $\mathbf{3}$ | Chip-enable input. The converter will work when this pin is connected to logic high. It will shut off when <br> this pin is connected to logic low. |
| FB | $\mathbf{4}$ | The feedback input for adjusting output voltage. This pin connects resistor divider that output voltage <br> could be adjusted from 1.8V to 5.5V. The feedback voltage is typical at 0.5V. |
| VOUT | $\mathbf{5}$ | Output voltage pin. |
| VIN | $\mathbf{6}$ | Input voltage pin. |

## Block Diagram



Figure 3. Block Diagram of FP6722
Absolute Maximum Ratings ..... (Note 1)

- Supply Input Voltage (VIN ,VOUT, EN, FB) ..... -0.3 V to +6 V
- SW Voltage (SW) ..... -0.3 V to +6 V
- Power Dissipation @ $T_{A}=25^{\circ} \mathrm{C}$, SOT-23-6 ( $\mathrm{P}_{\mathrm{D}}$ ) ..... 0.5 W
- Package Thermal Resistance, SOT-23-6 ( $\theta_{\mathrm{JA}}$ ) ..... $250^{\circ} \mathrm{C} / \mathrm{W}$
- Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) ..... $+150^{\circ} \mathrm{C}$
- Storage Temperature Range ( $\mathrm{T}_{\mathrm{s}}$ ) ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
- Lead Temperature (Soldering, 10 sec .) (Tlead) ..... $+260^{\circ} \mathrm{C}$
Note 1: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
Recommended Operating Conditions
- Input Voltage ( $\mathrm{V}_{\mathrm{IN}}$ ) +0.7 V to $\mathrm{V}_{\text {out }}$
- Operating Temperature Range (Topr) ..... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

FP6722

## Electrical Characteristics

( $\mathrm{V}_{\mathrm{IN}}=1.2 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{IN}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.)

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start-up Voltage | $\mathrm{V}_{\text {ST }}$ | $\mathrm{R}_{\text {Load }} \geqq 150 \Omega$ |  |  | 0.7 | V |
| Output Voltage Range | Vout | $\mathrm{V}_{\text {IN }}<\mathrm{V}_{\text {OUT }}$ | 1.8 |  | 5.5 | V |
| Over Voltage Protection | Vovp |  | 5.5 | 6.2 |  | V |
| Shutdown Current from Power Source | ISD | EN=0V |  | 0.2 | 0.5 | $\mu \mathrm{A}$ |
| Quiescent Current (Vin) | lQ | $\mathrm{V}_{\text {EN }}=\mathrm{V}_{\text {IN }}=1.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V},$ <br> Non-switching |  | 0.5 | 0.9 | $\mu \mathrm{A}$ |
| Quiescent Current (Vout) |  |  |  | 5.5 |  | uA |
| Switch Current Limit ${ }^{(N o t e}$ 2) | ILIM | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=1.2 \mathrm{~V}$ |  | 0.5 |  | A |
| Feedback Voltage | $V_{\text {FB }}$ |  | 487 | 500 | 513 | mV |
| FB Input Bias Current | $\mathrm{I}_{\text {FB }}$ |  |  | 0.01 | 0.1 | $\mu \mathrm{A}$ |
| NMOS Switch ON Resistance | $\mathrm{R}_{\text {DS(ON) }}$ | $\mathrm{V}_{\text {OUt }}=3.3 \mathrm{~V}$ |  | 0.5 |  | $\Omega$ |
| PMOS Switch ON Resistance | $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ |  | 0.7 |  | $\Omega$ |
| Under voltage lockout threshold for Turn off | Vuvlo | Vin decreasing |  | 0.5 | 0.7 | V |
| EN Input Low Voltage | VIL | $\mathrm{V}_{\text {IN }}<1.5 \mathrm{~V}$ |  |  | $\mathrm{V}_{\mathrm{IN} \times} \times 0.2$ | V |
| EN Input High Voltage | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\text {IN }}<1.5 \mathrm{~V}$ | $\mathrm{V}_{1 \times} \times 0.8$ |  |  | V |
| EN Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $1.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5 \mathrm{~V}$ |  |  | 0.4 | V |
| EN Input High Voltage | $\mathrm{V}_{\mathrm{H}}$ | $1.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<5 \mathrm{~V}$ | 1.2 |  |  | V |
| EN Input Current |  | EN=GND or $\mathrm{V}_{\text {IN }}$ |  | 0.01 | 0.1 | $\mu \mathrm{A}$ |
| Over-Temperature Protection ${ }^{\text {(Note 2) }}$ | Tsd |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
|  | $\Delta \mathrm{T}_{\text {SD }}$ | Hysteresis |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

Note 2: Not production tested.

## Typical Performance Curves



Figure 4. Maximum Output Current vs. Input Voltage


Figure 6. Efficiency vs. Input Voltage (Vout=3.3V)


Figure 8. Feedback Voltage vs. Temperature(Vout=3.3V)


Figure 5. Efficiency vs. Output Current (Vout=3.3V)


Figure 7. Quiescent Current vs. Temperature ( $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$ )


Figure 9. Current Limit vs. Temperature (Vout=3.3V)

## Typical Performance Curves (Continued)


$10 \mathrm{~ms} / \mathrm{div}$.
Figure 10. Power On through $\mathrm{V}_{\mathrm{IN}}$ Waveform
$\mathrm{V}_{\text {IN }}=0.7 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, I IOUT $=50 \mathrm{~mA}$


20ms/div.
Figure 12. Power On through EN Waveform

$2 \mu \mathrm{~s} / \mathrm{div}$.
Figure 14. Switching Waveform
$\mathrm{V}_{\mathrm{IN}}=1.2 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$, lout $=90 \mathrm{~mA}$


Figure 11. Power Off through $\mathrm{V}_{\mathrm{IN}}$ Waveform
$\mathrm{V}_{\text {IN }}=0.7 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, I IOUT $=50 \mathrm{~mA}$


Figure 13. Power Off through EN Waveform


2ms/div.
Figure 15. Switching Waveform

FP6722

## Typical Performance Curves (Continued)



Figure 16. Load Transient Response


Figure 17. Load Transient Response

FP6722

## Application Information

## Controller Circuit

The FP6722 is a high performance, highly efficiency synchronous boost converter. The device is controlled by a hysteretic current mode controller. This controller regulates the output voltage by keeping the inductor ripple current constant in the range of 200 mA and adjusting the offset of this inductor current depending on the output load. In case the required average input current is lower than the average inductor current defined by this constant ripple the inductor current gets discontinuous to keep the efficiency high at low load conditions.

## Synchronous Rectifier

The device integrates an N -channel and a P channel MOSFET transistor to realize a synchronous rectifier. There is no additional Schottky diode required. Because the device uses a integrated low $R_{\text {DS(ON) }}$ PMOS switch for rectification, the power conversion efficiency reaches 94\%.

## Device Enable

The device will be shut down when EN is set to GND. In this mode, the regulator stops switching, all internal control circuitry will be turned off.

The device is put into operation when EN is set high. During start-up of the converter, the duty cycle is limited in order to avoid high peak currents drawn from the battery. The limit is set internally by the current limit circuit.

## Adjustable Output Voltage

The accuracy of the output voltage is determined by the accuracy of the internal voltage reference, the controller topology, and the accuracy of the external resistor. The reference voltage has an accuracy of $\pm 2.6 \%$. The tolerance of the resistors in the feedback divider determines the total system accuracy.

## Design Procedure

The FP6722 boost converter family is intended for systems that are powered by a single-cell NiCd or NiMH battery with a typical terminal voltage between 0.7 V to 1.6 V . It can also be used in systems that are powered by two-cell NiCd or NiMH batteries with a typical stack voltage between 1.8 V to 5.5 V . Additionally, single or dual-cell, primary and secondary alkaline battery cells can be the power source in systems where the FP6722 is used

## Application Information (Continued)

## Programming the Output Voltage

The output voltage of the FP6722 can be adjusted with an external resistor divider. The typical value of the voltage on the FB pin is 500 mV in fixed frequency operation. The maximum allowed value for the output voltage is 5.5 V . The current through the resistive divider should be about 100 times greater than the current into the FB pin. The typical current into the FB pin is $0.1 \mu \mathrm{~A}$, and the voltage across R2 is typically 500 mV . Based on those two values, the recommended value for R1 is in the range of $1 \mathrm{M} \Omega$. From that, the value of resistor R2, depending on the needed output voltage ( $\mathrm{V}_{0}$ ), can be calculated using Equation 1.

$$
\begin{equation*}
\mathrm{R} 2=\left(\frac{\mathrm{V}_{\mathrm{FB}} \times \mathrm{R} 1}{\mathrm{~V}_{\mathrm{OUT}}-\mathrm{V}_{\mathrm{FB}}}\right)=\left(\frac{0.5 \mathrm{~V} \times 1 \mathrm{M} \Omega}{\mathrm{~V}_{\mathrm{OUT}}-0.5 \mathrm{~V}}\right) \tag{1}
\end{equation*}
$$

## Inductor Selection

A boost converter normally requires two main passive components for storing energy during the conversion. A boost inductor is required and a storage capacitor at the output. To select the boost inductor, it is recommended to keep the possible peak inductor current below the current limit threshold of the power switch in the chosen configuration.
The second parameter for choosing the inductor is the desired current ripple in the inductor. Normally, it is advisable to work with a ripple of less than $20 \%$ of the average inductor current. A smaller ripple reduces the magnetic hysteresis losses in the inductor, as well as output voltage ripple and EMI. But in the same way, regulation time at load changes rises. In addition, a larger inductor increases the total system cost. With those parameters, it is possible to calculate the value for the inductor by using Equation 2.

$$
\begin{equation*}
L=\frac{V_{\text {IN }} \times\left(V_{\text {OUT }}-V_{\text {IN }}\right)}{\Delta I_{L \times f} \times V_{\text {OUT }}} \tag{2}
\end{equation*}
$$

Parameter $f$ is the switching frequency and $\Delta I_{L}$ is the ripple current in the inductor, i.e, $20 \% \times \mathrm{I}_{\mathrm{L}}$. With this calculated value and currents, it is possible to choose a suitable inductor. Care must be taken that load transients and losses in the circuit can lead to higher currents. Also, the losses in the inductor caused by magnetic hysteresis losses and copper losses are a major parameter for total circuit efficiency.

## Capacitor Selection

The major parameter necessary to define the output capacitor is the maximum allowed output voltage ripple of the converter. This ripple is determined by two parameters of the capacitor, the capacitance and the ESR. It is possible to calculate the minimum capacitance needed for the defined ripple, supposing that the ESR is zero, by using Equation 3.

$$
\begin{equation*}
\mathrm{C}_{\mathrm{MIN}}=\frac{\mathrm{I}_{\mathrm{OUT}} \times\left(\mathrm{V}_{\mathrm{OUT}}-\mathrm{V}_{\text {IN }}\right)}{\mathrm{f} \times \Delta \mathrm{V} \times \mathrm{V}_{\mathrm{OUT}}} \tag{3}
\end{equation*}
$$

Parameter $f$ is the switching frequency and $\triangle V$ is the maximum allowed ripple.
The total ripple is larger due to the ESR of the output capacitor. This additional component of the ripple can be calculated using Equation 4.

$$
\Delta \mathrm{V}_{\mathrm{ESR}}=\mathrm{l}_{\mathrm{OUT}} \times \mathrm{R}_{\mathrm{ESR}} \ldots \ldots(4)
$$

The total ripple is the sum of the ripple caused by the capacitance and the ripple caused by the ESR of the capacitor. It is possible to improve the design by enlarging the capacitor or using smaller capacitors in parallel to reduce the ESR or by using better capacitors with lower ESR, like ceramics. Tradeoffs must be made between performance and costs of the converter circuit.

A $10 \mu \mathrm{~F}$ input capacitor is recommended to improve transient behavior of the regulator. A ceramic or tantalum capacitor with a 100 nF in parallel placed close to the IC is recommended.

## Thermal Information

The maximum junction temperature $\left(T_{J}\right)$ of the FP6722 devices is recommended to $150^{\circ} \mathrm{C}$. The thermal resistance of the SOT-23-6 package is $\theta_{\mathrm{JA}}=250^{\circ} \mathrm{C} / \mathrm{W}$. Specified regulator operations are assured to ambient temperature ( $\mathrm{T}_{\mathrm{A}}$ ) of $25^{\circ} \mathrm{C}$. Therefore, the maximum power dissipation is about 500 mW . More power can be dissipated if the maximum ambient temperature of the application is lower.

$$
P_{D(M A X)}=\frac{T_{J(M A X)}-T_{A}}{\theta_{J A}}=\frac{150^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}}{250^{\circ} \mathrm{C} / \mathrm{W}}=500 \mathrm{~mW}
$$

## Application Information (Continued)

## Layout Considerations

As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path as indicated in bold in Figure18. The input capacitor, output capacitor and the inductor should be placed as close to the IC as possible. Use a common ground node as shown in Figure 18 to minimize the effects of ground noise. The feedback divider should be placed as close to the IC as possible.


Figure 18. Layout Diagram

## fitipower

## FP6722

## Outline Information

SOT-23-6 Package (Unit: mm)


| SYMBOLS <br> UNIT | DIMENSION IN MILLIMETER |  |
| :---: | :---: | :---: |
|  | 0.90 | 1.45 |
| A1 | 0.00 | 0.15 |
| A2 | 0.90 | 1.30 |
| B | 0.30 | 0.50 |
| D | 2.80 | 3.00 |
| E | 2.60 | 3.00 |
| E1 | 1.50 | 1.70 |
| e | 0.90 | 1.00 |
| e1 | 1.80 | 2.00 |
| L | 0.30 | 0.60 |

Note: Followed From JEDEC MO-178-C.

## Carrier Dimensions



