

## **CHIPLINK N-Channel Enhancement Mode Power MOSFET**

### **Description**

The LX3400S combines advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltage as low as 2.5V. This device is suitable for use as a load switch or PWM applications.

#### **Features**

V<sub>DS</sub>=30V, I<sub>D</sub>=5.1A

 $R_{DS(ON)}$  <33m $\Omega$ @VDS=10V

 $R_{DS(ON)}$  <39m $\Omega$ @VDS=4.5V


 $R_{DS(ON)}$  <55mQ@VDS=2.5V

- Low gate charge
- High power and current handing capability
- Termination is Lead-free and RoHS Compliant




# **Applications**

- PWM applications
- Load switch
- Power Management



schematic diagram



# **Maximum Ratings**( $T_A$ =25 $^{\circ}$ C unless otherwise noted)

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V <sub>DS</sub>	30	V
Gate-Source Voltage	V <sub>GS</sub>	±12	V
Continuous Drain Current	I <sub>D</sub>	5.1	Α
Pulsed Drain Current <sup>B</sup>	I <sub>DM</sub>	20	Α
Maximum Power Dissipation <sup>A</sup>	P <sub>D</sub>	1.3	W
Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>STG</sub>	-55 To 150	$^{\circ}$ C

#### **Thermal Characteristic**

Thermal Resistance, Junction to Ambient	R <sub>QJA</sub>	96	°C/W
---	------------------	----	------



# **Electrical Characteristics** (T<sub>A</sub>=25 °C unless otherwise specified)


Parameter	Symbol	Test conditions	MIN	TYP	MAX	UNIT
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	30			V
Gate-Threshold Voltage	$V_{th(GS)}$	$V_{DS}$ = $V_{GS}$ , $I_{D}$ =250 uA	0.7	0.9	1.2	V
Gate-body Leakage	IGSS	V <sub>DS</sub> =0V, V <sub>GS</sub> =±12V			±100	nA
Zero Gate Voltage Drain Current	IDSS	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V			1	uA
		V <sub>GS</sub> =10V, I <sub>D</sub> =5A		24	33	mΩ
Drain-Source On-Resistance	R <sub>DS(ON)</sub>	$V_{GS}$ =4.5V, $I_{D}$ =4A		26	39	mΩ
		$V_{GS}$ =2.5V, $I_{D}$ =3A		33	55	mΩ
Forward Transconductance	<b>g</b> FS	$V_{DS}$ =5 $V$ , $I_D$ =5 $A$	10			s
<b>Dynamic Characteristics</b>						
Input Capacitance	C <sub>iss</sub>	\/ - 45\/ \/ -0\/		595		
Output Capacitance	Coss	$V_{DS}$ = 15V, $V_{GS}$ =0V, F=1MHz		39		pF
Reverse Transfer Capacitance	C <sub>rss</sub>	1 - 11VII 12		36		
Switching Capacitance						
Turn-on Delay Time	t <sub>d(on)</sub>			3.0		nS
Turn-on Rise Time	t <sub>r</sub>	$V_{DD}$ = 15V, $R_L$ =3 $\Omega$		4.5		nS
Turn-off Delay Time	$t_{d(off)}$	$V_{GS} = 10V, R_{GEN} = 3\Omega$		25		nS
Turn-off Fall Time	t <sub>f</sub>			3.8		nS
Total Gate Charge	Qg	$V_{DS} = 15V, I_{D} = 5A,$		9.3		nC
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> =4.5V		1.6		nC
Gate-Drain Charge	$Q_{gd}$			2.1		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =5A			1.2	V
Diode Forward Current	ls				5.1	Α

#### **Notes:**

- A. The Power dissipation  $P_D$  is based on  $T_{J(MAX)}$ =150  $^{\circ}\mathbb{C}$  , using≤10s junction-to ambient thermal resistance.
- B. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}$ =150°C.Ratings are based on low frequency and duty cycles to keep initial  $T_J$ =25°C.
- C. The Static characteristics in Figures are obtained using  $\leq$ 300  $\mu$  s pulses, duty cycle 2% max.



# **Typical Electrical and Thermal Characteristics**



**Figure 1:Switching Test Circuit** 






Figure 2:Switching Waveforms



T<sub>J</sub>-Junction Temperature(°C)

Figure 3 Power Dissipation



**Figure 4 Drain Current** 




Figure 5 Output Characteristics




Figure 6 Drain-Source On-Resistance






Figure 7 Transfer Characteristics





Figure 8 Drain-Source On-Resistance



Vgs Gate-Source Voltage (V)
Figure 9 Rdson vs Vgs




Figure 10 Capacitance vs Vds




Figure 11 Gate Charge




Figure 12 Source- Drain Diode Forward






Figure 13 Safe Operation Area





Figure 14 Normalized Maximum Transient Thermal Impedance



### **SOT-23 Package Information**



Symbol	Dimensions In Millimeters		Dimensions In Inches		
	Min.	Max.	Min.	Max.	
Α	0.900	1.150	0.035	0.045	
A1	0.000	0.100	0.000	0.004	
A2	0.900	1.050	0.035	0.041	
b	0.300	0.500	0.012	0.020	
С	0.080	0.150	0.003	0.006	
D	2.800	3.000	0.110	0.118	
E	1.200	1.400	0.047	0.055	
E1	2.250	2.550	0.089	0.100	
е	0.950 TYP.		0.037 TYP.		
e1	1.800	2.000	0.071	0.079	
L	0.550 REF.		0.022 REF.		
L1	0.300	0.500	0.012	0.020	
θ	0°	8°	0°	8°	

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITIAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED.

CHIPLINK DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS.

THIS DOCUMENT SUPERSEDES AND REPLACES ALL INFORMATION PREVIOUSLY SUPPLIED. CHIPLINK RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.